DIGITAL OSCILLOSCOPE 9400/9400A

SERVICE MANUAL

	·	

9400/9400A DIGITAL OSCILLOSCOPES

SEKAICE WEMNET

North American Headquarters:

Tel: (914) 578-6097 .A.Z.U Chestnut Ridge, NY 10977-6499 700 Chestnut Ridge Road LeCROY Corporation

European Headquarters:

Tel: (41-22) 719.21.11 Switzerland 1217 Meyrin 1 / Geneva 2, rue du Pré-de-la-Fontaine P.O. Box 341 Lecroy S.A. 0661 IsuguA

INTRODUCTION

The present Service Manual applies to both the 9400 and the 9400A DSOs. Both models are called 9400 when the information applies equally to both oscilloscopes. Where the two models have distinct features, the model number 9400 or 9400A is explicitly stated.

The chief purpose of this manual is to provide information for technicians, mainly authorized LeCroy repair office personnel, who are responsible for repairs and modifications to the LeCroy 9400/9400A

To this end, the descriptions provided are intended to be of sufficient depth to enable faults to be diagnosed to the level of the relevant board, so that the customer can be quickly supported by exchange of office, but there are several areas of the circuitry where replacement of a part would need to be followed by calibration which could be done only with specialized equipment available at the main LeCroy establishments. Calibration procedures are given in this manual only for those areas which could be serviced locally.

A DSO repair intervention at board exchange level can only be done by qualified technicians who have followed the basic 9400/9400A service training. LeCroy also offers these courses to customers. In addition, there is a very comprehensive 9400 Adjustment and Calibration Software compatible computer. This software package is also available to customers, as well as all the hardware making up the 9400 Automated Calibration System (order code CS-S) which is used in all LeCroy service offices to ensure full performance of the instrument. This service offices to ensure full performance of the instrument. This system provides Calibration Certificates traceable to NBS. LeCroy also offers training classes on DSO calibration.

This manual could be improved by the inclusion of useful information resulting from detection and correction of faults in 9400/9400A DSOs at any LeCroy office. Each time a DSO is opened, an official LeCroy repair report should be sent to LeCroy S.A., attention Customer Service. The information is entered into a centrally maintained DSO data base for failure analysis and engineering feedback.

Before undertaking any work on the 9400 DSO you should read the next sections - WARNINGS and VALID RANGE of FIELD MAINTENANCE.

Please read all of this section and the next section, (Valid Range of Field Maintenance), before attempting any work on the 9400.

The LeCroy 9400 oscilloscope uses a cathode ray tube which operates with a stabilized high voltage supply, capable of delivering a very unpleasant electric shock, the reaction to which could be damaging to the recipient, or to anything struck by his involuntary movements. Although no danger should result from the handling of this equipment by an experienced person taking the normal precautions, LeCroy recommends that inexperienced personnel avoid working inside this equipment.

Care is necessary when working inside equipment which contains a CRT, because of the relative weakness of the stem.

The line power switch is at the lower right corner of the front panel, and in some DSOs, when the bottom cover is off, the live wire is exposed.

The 9400 contains numerous preset controls which are set in optimal positions in the factory, using specially designed test gear. Very few of these trimmers can be set correctly without these facilities; therefore care is needed in handling boards which carry such parts. Trimmers should be adjusted only as shown in this manual, or as otherwise authorized by LeCroy SA or its agents.

Do not operate the 9400 with the top cover off for a longer time than is necessary for the work in hand, because the normal circulation of cooling air will not be obtained.

Do not use any Freon or Freon-based liquid to clean parts while they are in the 9400, because Freon can damage the screen printing of the front and rear panels, and cans cause electrical problems if there is penetration into potentiometers on the front panel.

The LeCroy 9400 is of sound construction, but contains parts which may be damaged by incorrect handling, including effects due to static electricity, high voltages and mechanical mishandling. The oscilloscope should not be opened by unqualified personnel. Repairs and modifications should be attempted only by authorized LeCroy personnel.

Any unauthorized work by a customer or his agent on the 9400 may invalidate any warranty, extended warranty, service contract or other contract entered into with LeCroy, who reserve the right to charge for any work which is needed as a consequence of such action.

Note that many of the diagrams of waveforms in this manual were prepared using a 9400, because this was the most convenient method. It will be appreciated that the risetimes of logic waveforms will be increased, but this should not impair the value of the data. Be careful to inspect the diagrams to see whether a XlO probe was used.

APTID KENCE OF FIELD MAINTENANCE

Because the LeCroy 9400 contains electronic circuits which are exactly set up to achieve the excellent performance specifications of this equipment, there is need for circumspection in maintenance.

Generally, it should be assumed that any adjustment which is not specifically referred to in this manual is one which can be performed correctly only with specialized test equipment which is not available at small LeCroy offices.

In particular the following operations should not be attempted without authorization:


- Adjustment of the ADC circuits on the 9400-3 boards (1.3.2-6)
- Replacement of any parts in those areas of the 9400-3 boards

The following areas are critical also, but can be adjusted or repaired provided that the equipment listed in (2) is available for calibration and tuning:

- Front-end circuits (1.1.31) trigger circuits (1.1.33) and TDC trigger circuit (1.4.8).

An attempt has been made to simplify the problem of relating different parts of the instrument, by providing some cross-references. The use of these without some guidance may be rather frustrating if all are used without distinction, and a good way to filter them is to know the chapter headings on the first page of the contents. The contents pages of all the chapters are grouped together at the start of the manual, as of all as being placed in their chapters, for the same purpose.

The section numbers do not run consecutively. This allows them to be correlated with board numbers and allows new sections to be inserted as required.



SERVICE MANUAL for the Leckoy 9400 DSO

Table of Contents

Index of Subjects Tables of Contents of Sections Marnings Introduction

Title Chapter

Ĺ

ς

7

ε

7

Description of each board τ FUNCTIONAL DESCRIPTION

TEST AND REPAIR PROCEDURES

Procedures for each board

SOFTWARE

Description of software for test purposes

CONNECTORS AND CABLES

Description of detachable parts

VESCEMBLY AND DISASSEMBLY

Procedures for each board and unit

List for each sub unit PARTS LISTS

Gatefold diagrams for each board SCHEMATICS

Throughout this manual the following notation will be used: :ejoN

<p'I.S> -Refer to Figure 2.1.4 (7.8.2) -Refer to Section 5.6.7

<2.1.5> Ail.5.B> Refer to the item labeled B in <3.1.5> -

look at the schematic for the relevant ECO. ECO for each board; before doing any repairs or modifications The schematics used in this manual correspond to one particular :ejoN

Section numbers correspond to board numbers: :9JON

т.9 9400-9 and power supplies u-0076 u·ш

T-ТО76 II'Ш

Z-1076 21.m



2,4,1 4 11.1.1 11.1.1 71.1.1 12.1.1 21.1.1 12.1.1 12.1.1 8ni1	Calibration Controller Calibration Circuits Calibrator, Probe Calibrator, Probe Clock Bus, Sampling Clock Generator, CPU Clock Generator, TDC Connectors Connectors, Daughter Bo Controller, Calibration Controller, Display Controller, Switches Controller, Pront Panel Controller, Switches Controller, Pront Panel Controller, Pront Panel Controller, Pront Panel Controller, Box
1.1.2 1.1.2 1.1.22 1.1.22 1.1.22 1.1.22 2.0.2 2.1.10 2.4.2.2 1.1.10 1.1.10 1.1.10 1.1.10 1.1.10 1.1.10 1.1.10 1.1.10 1.1.10	Index of Subjects ADC Boards, Overview ADC, Dual Rank ADC Memory ADC Memory Controls Addressing EPROMs Address Selection, DRAM Address Selection, DRAM Address Selection, DRAM Address Selection, DRAM Backup Extery Backup Rattery Backup Circuit Backup Circuit Backup Circuit Backup Circuit Backup Circuit Backup Circuit Backup Rattery Backup Backup Circuit Backup Rattery Backup

ii)

6.2.1 2.2.4.2 1.1.4 5.2.2 4.1.1	EHT for CRT EHT Adjustment EPROM Addressing EPROM Umpers External Trigger
2.2.4.2 8.1.1 8.1.1 61.1.1 61.1.1 51.1.1 61.1.1 61.1.1 71.1.1	Display Size Adjustment Display Synchronization Display Word DMA Slot DRAM DRAM Address Selection DRAM Controller Dynamic RAM Dynamic RAM
2,4,2 1,1,1 1,1,1 1,1,1 1,1,1 1,2,1 2,4,2,2 1,2,1 2,2,2 1,2,2	Display Adjustments Display Bus Display Controller Display Railure Display Modes Display Position Adjustment Display Position Adjustment Display Power Supplies Display Problems Display Problems Display Problems
2.2.1 5.2.1 6.2.1 4.1.1.1 4.1.1.1 7.1.1 6.1.1 8-6.2.1	DAC, Display X DAC, Display Y DAC, Display Z, Brightness Data 68000 Daughter Board Slots Decoder, Interrupt Decoder, Peripheral Decoder, Peripheral Delection System Disassembly
2.7.1 2.2.4.2 2.7.2 2.7.2 2.7.2 2.2.4.2 2.2.4.2 2.2.4.2 2.2.4.2	CRT Brightness CRT Brightness Adjustment CRT Focus CRT Focus CRT Power Supplies CRT EHT Adjustment

4.1.1	lumpers EPROM
2.4.2	Johning Vectors Adjustment
2.1.1.1	Interrupts 68000
7.1.1	Interrupt Decoder
7.1.1	Interrupts
21.4.1	DOT noiselografial
81.1.1	Interface, RS-232-C
81.1.1	Interface, Plotter
9.1	Interface, GPIB
2.4.2.2	Intensity Adjustment, CRT
9E.I.1	Input Protection, 50 Q
1.131.2	Input Protection, High Z
4.1.4.5	Input Offset Trimming
12.1.1	Input Coupling Controller
8.1.4.2	Input Capacitance Trimming
2.2.1	Indicators, Front Panel
2.4.2.2	Image Vector Adjustment
2.4.2.2	Image Size Adjustment
2.2.2	Image Problems
2.4.2.2	Inage Position Adjustment
2.7.1	Image Focus
1.2.2	Image Failure
1.2.4 1.7.2	Image Brightness
2.12.1.1	Hybrid HVV200
1.1.33	Hybrid HAB101
8. 18.1. 1	HVV200 Hybrid
1.2.9	HT for CRT
1.1.33	HAB101 Hybrid
9.1	GPIB Interface
21.1.1	Generator, Clock, CPU
E.1E.1.1	Gain, Front-end
£.4.1	Function Decoder TDC
2.2.1	Eront Panel LEDs
7-5.2-4	Front Panel Controls
12.1.1	Front Panel Controller
8.1.4.2	Front-end Trimming, 1 M2
8.1.4.2	Front-end Trimming, 50 Q
8.1.4.2	Front-end Trimming
2.18.1.1	Front-end Protection
8.18.1.1	Front-end Offset
8.18.1.1	Front-end Gain
2.18.1.1	Front-end Calibration Front-end Coupling
78°T°T	Front-end Bandwidth Limit
E.1E.1.1	Front-end Assembly
18.1.1 1.1.2	Front-end
21.1.1 18 1 1	Frequencies, Clock, CPU
2.2.4.2	Focus, CRT, Adjustment
2.7.1	Focus, CRT
0 L \$	

SI.I.L sin	RAM, ADC RAM, Backup RAM, Dynamic) Controller RAM, Static, ADC RAM, Static, Backup Random Access Memory, Backu Random Access Memory, Dynam Random Access Memory, Stati Random Access Memory, Stati Reset Reset Reset
4.1.1 6.1.1 81.1.1 81.1.1 81.1.1 1.2.2.2 1.2.3.1 1.2.3 2.1.1 2.1.3 4.0 6.1.1 6.1.1 7.1.3.1 8.1.3 1.3.3 1.3.3 1.3.4 1.	Patch, EPROM Periods, Clock, CPU Polotter Interface Position Adjustment, Image Potentiometer Controller Potentiometer Controls Power Supplies, CRT Power Supplies, DSO Power Supplies, DSO Power Supplies, DSO Protection, CRT Protection, CRT Protection, GRT Protection, Sulput Protection, Sulput
61.1.1 1.2.4.2 2.2.1 61.1.1 61.1.1 61.1.1 61.1.1 61.1.1 8.6.1 8.6.1 8.6.1 8.6.1 8.6.1 8.6.1 8.6.1	LED Controller LEDs Problems LEDs Line Voltage Setting, 115/2 Maximum-minimum Calculator Memory, ADC Memory, Dynamic RAM Microcomputer Minimum-maximum Calculator Minimum-maximum Calculator Multiplexer, ADC Multiplexer, ADC Multiplier Multiplier

	£.1.1	00089	
	9.4.2	Voltage Setting, 115/230 V	
	2.2.4.2	Vector Joining Adjustment	
	۲۰۲۰۶۰	Trimming, Trigger	
	4.1.4.5	Trimming, Input Offsets	
	8.1.4.2	Trimming, Front-end, 1 MQ	· · · · · · · · · · · · · · · · · · ·
	8.1.4.2	Trimming, Front-end, 50 Q	•
	2.4.1.3	Trimming, Probe-calibration	
	7.1.4.2	Trigger Trimming	
	1.1.33	Trigger, External	
•	1.1.32	Trigger Circuits	
w	1.3.3	_Lrsck-suq-pojq	
	1.1.24	Тітег	
	6.I.I	Time Out	
	1.4.1	Time-base Overview	
	3	Test Software	
	2.1.1	Temperature Measurement, 9400-1	
	1.4.1	TDC Overview	
•	4.4.2	Justment	
	8.1.1	Synchronization, Display	
	2.2.3	Switch Problem	
	12.1.1	Switch Controller	
	22.1.1	Static RAM	
	٤	Software for Testing	
	11.1.1	Slots, Daughter Boards	
	22.1.1	Slot, DMA	
	£1.1.1	Selection, DRAM Address	
	2.4.2.2	Screen Vector Adjustment	
	2.7.1	Screen Focus	12.29%
	2.7.1 4.2.1	Screen Brightness	

)


CHAPTER 1

MUNCTIONAL DESCRIPTION

Table of Contents

				.notation.	point
гре	gnizu ziinu	into functional	Curther subdivided	section is	Евср
		cription	CLIB IEEE-488 Des		1.23
			Bus Finder		12.1
			Line Finder		1.20
		СТоск	GPIB+DMA+Realtime	7-1046	71.1
			Power Supplies	1-1076	II.I
		·	and Power Supplie	6-0076	6°T
			CJock Bus	8-0076	8.I
			CRT Board	L-00 † 6	7.I
			CLIB Bosrd	9-0076	9°T
			Erout Panel Board	5-0076	Z.I
			TDC Board	7-0076	₽.I
			ADC Boards	E-0076	ε.1
			Display Board	7-0076	2.1
			Main Board	T-0076	1.1
				Overview	0.1

BLOCK DIAGRAM OF THE 9400 DSO



BLOCK DIAGRAM OF THE 9400 DS0

Figure 1.0.1

Main Functions of the 9400 DSO 1.0.1

The main functions of the 9400 are <1.0.1>:

- Input 1 channel of trigger information Input 2 channels of analog information
- Convert analog information to digital data
- Store digital data in 32K memories
- Present stored information on viewing screen
- Present stored information at RS-232-C ports
- Accept control information at RS-232-C port Present stored information at GPIB port
- Accept control information at GPIB port

circuit boards of the 9400. The blocks are located on the boards as Note that the functional blocks in <1.0.1> do not correspond to the

Z-T056 JO 9-0056

	-	2 0010	10/0	u
_	RS-232-C Control	I-0076		_
_	Plotter Control	T-0076		
	64K Storage Memory	1-0076		
	Display Processing	7-0076		
_	Pased emiT	7-0076		
	Trigger Select	T-0076		
	32К Метогу	E-0076		
_	ADC	£-0076		
-	Sample and Hold	£-0076		
	Attenuate and Amplity	T-0076		

The boards in numerical order are:

GPIB+extra DRAM

- GPIB Control

:smottoi

G6-0076	86-0076	∀6−00†6 8−00†6 ∠−00†6	CRT Board Clock Bus Board Power Supply Board	
	as-0076	7-1076 840072	Front-panel Board GPIB Control Board	
	43 0070	7-0076	ADC Boards TDC Board	_
		2-0046 8-0046	Display Control Board	_
		T-0076	Main Board	_

9400-6 board; later ones have versions of the 9401-2 board. depending on the date on which the DSO was made. Earlier DSOs have the Note that 9400-6 and 9401-2 are alternative occupants of the same slot,

1/7-1076

The functional description is given at a level which is intended for those who need to repair or modify a 9400 DSO. Internal details of LeCroy hybrids are not consistently given; nor are details of software and other details which do not in any way assist in maintenance. Wherever possible, this chapter is sectioned in a way which corresponds to understand the function of any part of the 9400 DSO in isolation, every section of the description is provided with references to other sections of the manual which describe parts which directly interact sections of the manual which describe parts which directly interact sections of the manual which describe parts which directly interact sections of the manual which describe parts which directly interact sections of the manual which describe parts which directly interact sections of the manual which describe parts which directly interact sections of the manual which described.

Note that in order to create context for some of the pieces of schematic, it has been necessary to join pieces of schematic which are on different sheets. Each schematic in the functional description bears a legend giving the origin in the main schematic (8), and the ECO for which it is relevant. Before undertaking any repair or modification make sure to examine the relevant area of the schematic pertaining to the ECO level of the actual unit on which work is being done, because it is not practicable to update this manual for each ECO.

The seat of control is the 68000 CPU, on the 9400-1. The hardware peripherals are memory mapped, and are selected by a decoder (1.1.6). Some peripherals generate interrupts (1.1.7) to the 68000, while others use control lines with handshake.

The main function of the 9400 DSO, namely the acquisition of waveforms, is executed by the 9400-3 ADC boards, under the control of the 9400-4 TDC board during acquisitions, and the 9400-1 for reading out the ADC memories. The 9400-4 includes the main sampling clock and a number of derived clocks which control the timing of the sampling and storage into the ADC memories, in the various available modes, such as pre-and post-trigger, roll and normal modes. The control information for the post-trigger, toll and normal modes. The control information for the information generated by the software on the 9400-1, in response to information generated by the software on the 9400-1, in response to information generated by the user at the front panel or one of the interfaces.

The 9400-1 also controls main functions such as controlling the display, which is generated by the 9400-2 board, and acquiring data from, and sending data to, the front panel, via the 9400-5 board.

The frontend analog parts of the 9400 DSO are all situated at the front right corner of the 9400-1, behind the input sockets. This section includes the frontend amplifier hybrids, and all the input selection circuits, gain and attenuation controls, etc.



Logic Section

Input Overload Detection Power Supplies	85.I.I 75.I.1
Front Ends Trigger External Trigger Calibration System Probe Calibration	16.1.1 26.1.1 88.1.1 48.1.1 28.1.1
Introduction and Block Diagram	08.1.1
Section	golsnA
Pront Panel and Coupling Logic Battery Backup Circuit Temperature Measurement Timer DMA Slot	12.1.1 22.1.1 22.1.1 42.1.1 22.1.1
Display Controller Calibration Controller RS232 Interface Min-max-multiply Timing Min-max-multiply Circuit	61.1.1 71.1.1 81.1.1 91.1.1 02.1.1
Connectors to Daughter Boards Dynamic RAM Controller Dynamic RAM Addressing Clock Generator	11.1.1 21.1.1 E1.1.1 A1.1.1 21.1.1
Peripheral Decoder Interrupt Decoder Synchronizing Time Out Bus Buffering	6.1.1 8.1.1 9.1.1 01.1.1
Introduction and Block Diagram, CPU FPROM Addressing Power on Reset Addressing Address Space Bank Decoder	1.1.1 2.1.1 8.1.1 4.1.1 2.1.1

S IN

33

1816 GER 1816 GER

Çı

TIME COUNTER 4 MHZ - 500 HZ

_

15

DISPLAY 9400-2

PAGE SEL

CB - 15

REFRESH.

DISPLAY

CIA

v

& H DAC

9 K.4

CIR

DIACK = BI


45

Çœ

CTR

S

ço T



BLOCK DIAGRAM OF 9400-1 BOARD

Figure 1.1.1.1

1.1.1 9400-1 Main Board - Introduction

1.1.1.1 General Remarks

This board, which covers the underside area of the 9400 DSO, carries the micro-computer system which is the seat of control for the entire system, and also contains a number of ancillary functions which do not need extra boards. The sections will be described in approximately the order in which they appear in the schematic (8.1). The block diagram <1.1.1.1> shows the main functions which are served by the 9400-1 board.

1.1.1.2 Analog and Digital Functions


It is important to know that the 9400-1 board carries not only the main control logic of the 9400 DSO, but also the analog frontends and associated functions; this is for reasons of high speed circuit layout.

1.1.1.3 Microprocessor

The micro computer system is based on the powerful and versatile Motorola 68000 <1.1.1.2> which provides 23 address lines, byte control lines, and 16 data lines. The system is too complex to describe in great detail here; an account of its capabilities will be referred to like this - (68000 2-3). Motorola does not accept any referred to like this - (68000 2-3). Motorola does not accept any information in this document, concerning Motorola products.

1.1.1.4 definition of the following of t

Operands and data can be specified as byte (8 bits), word (16 bits), or long word (32 bits) (68000 2-3). Words and long words can begin only on even addresses, the high order byte of a pair being stored at the even address. That is why the 68000 has no AO line; addressing is by word, not byte, and the AO function is performed by UDS and LDS, the upper and lower byte select strobes.



WICKOPROCESSOR MC68000

Figure 1.1.1.2


1.1.1.5 Interrupts

The Motorola 68000 has a powerful system of interrupts, providing seven priority levels (68000 5-8). In the 9400 DSO the interrupt system is used in the simple auto vector mode (68000 6-7), which is compatible with the 68000, and provides seven interrupt vectors; see (1.1.7) for hardware implementation.

1.1.1.6 Nomenclature

Throughout this manual, all descriptions involving the 68000 or its control and data lines will use the standard Motorola nomenclature.

The architecture of the computer system of the 9400 DSO was designed with the aim of optimizing the system for controlling a measuring device, rather than for general computing efficiency.



WICKO BROCESSOR WC68000 - PINOUT GROUPINGS

The lines can be functionally grouped as in <1.1.1.3>. This is only a brief introduction; see (68000-4) for more details.

A - Address Bus A1 - A23

while A4 - A23 are held high. During interrupt cycles, Al - A3 describe the interrupt level, provides addressing for the bus except during interrupt cycles. used in word or byte mode. It can address 8 Mwords of 16 bits. It This is a 23 bit, unidirectional tri-state output bus, which is

D - Data Bus DO - DIS

· əpow This is a 16 bit, bidirectional tri-state bus, used in word or byte

Asynchronous Bus Control

AS - Address Strobe. Indicates valid address is present.

R/W - Read/Write. Defines direction of data transfer.

UDS, LDS - Control upper and lower bytes on the bus.

DTACK - Data Acknowledge. Input indicates completion of data

transfer.

Bus Arbitration Control

master. masters which tells 68000 that another device requires to be bus BR - Bus Request. Input wire ORed with all other potential bus

cycle. masters that the 68000 will relinquish control after the current BG - Bus Grant. This output indicates to other potential bus

BACK - Bus Grant Acknowledge. Input to show that another device has

become bus master. BACK cannot be asserted unless:

BACK inactive, i.e., no other device is master. DTACK inactive, i.e., peripherals not using bus AND AS is inactive, i.e., 68000 is not using bus **GNA** 7 A bus grant has been received

IPLO - IPL2 - Interrupt Control

QNA

·(s-00089) Level 7 has highest priority, while 0 shows an absence of request. Encoded inputs indicating priority of device requesting an interrupt.

System Control Lines

BERR - Bus Error, as a result of one of the following:

- Non-responding device
- Interrupt vector problem 7
- Illegal access request ε
- Device dependent errors
- will reset entire system. using RESET instruction (4F70H). External RESET and HALT together external device. Output allows CPU to reset all external devices RESET - Bidirectional line. Input used to allow CPU reset from
- external devices. of cycle. Can be driven by CPU to give signal of CPU stoppage to HALT - Bidirectional line enabling external device to stop CPU at end

68000 Peripheral Control


of CPU. PCO - FC2 - Processor Status. Function codes indicating current mode

CLK - Clock. Internally buffered clock input.

2.1.1.8 Notes

depends on the space used by the peripheral. which means that each peripheral can be addressed modulo n, where n Peripherals are all memory mapped. The addresses are not fully decoded;

levels 7 and 3. User/supervisor modes are not decoded. The lines FC are used in the 9400 DSO only during interrupt requests at



POWER ON RESET

AUTO REBOOT CIRCUIT Figure 1.1.2.1

will never become usable. condition is not cleared, reboot will recur continually, and the DSO DSO is in test mode, the clear line, pin 3, is held down by the TEST signal, and reboot does not take place. Note that if the fault 4 ms, supply a positive pulse to the boot circuit (1.1.3). If the 9400 from BAS (1.1.15), and will, if the interruption lasts more than about monostable, J19 <1.1.2.1>, will no longer receive a train of pulses In the event of a hangup of the computer system, the 74LS123 dual

Power On Reset Circuit E.I.I

reboot (1.1.2). necessary signals <1.1.3.1>. This circuit can be triggered by the auto into a standard configuration, the power on reset circuit provides the In order to provide an orderly succession of events, and initialization

comparators, Jl. <1.1.3.1>, where they hold down the relevant inputs of the LM339 The time constants controlling HALT, RESET and CLEAR can be seen in

After power on the following sequence occurs:

1.1.3.1 For at Least 100 ms:

- RESET, HALT and CLEAR are held low
- The 68000 is initialized
- Interrupts are disabled
- The CRT beam current is held off (2.5.) The CRT beam deflections are held at zero (1.2.5)
- The sample-and-holds are disabled (1.3)
- The backup RAM is connected to the bus (1.1.22)

1.1.3.2 After Less than 500 ms from Power On:

- RESET and HALT go high, booting the processor
- The DSO initialization begins
- The dynamic RAM retresh is turned on
- The display remains disabled Interrupts are enabled
- Sample and holds remain disabled

1.1.3.3 The CLEAR Line Goes High

- The processor tests various functions
- It sets up the display functions
- Set 1st word of display page 1 = End of Page It sets up the acquisition functions

2, 3 or 4 pairs of:


dual 2-to-4-line decoder/multiplexer, via the EPROM patch jumpers The EPROM sockets <1.1.4.1> are addressed by part of 119, a 74LS139

<5.23.2>. The following configurations can be supported:

IC capacity EPROM type Total capacity with 8 ICs

526 K bytes 32 K bytes 27256 Je K plies 128 K bytes 27128 97 K place 8 K phres 7972


The access cycle takes 4 clock cycles at 8 MHz, i.e., 500 ns.



EDROM ADDRESSING CIRCUITS

Figure 1.1.4.1

The address space of the 68000 is organized into banks which correspond to different functions, which are decoded from address lines A19-21 by the 74F138 3-to-8 line decoder Il7. The diagram <1.1.5.> shows the circuit and the start addresses of each bank. K13 enables Il7 via FC except when FCO and FCI are high (interrupt acknowledge) and BACK is not asserted. When FC is low and AS is asserted then VPA, valid peripheral address, is generated. See:




ADDRESS SPACE BANK DECODER

Figure 1.1.5.1

Each peripheral is allocated a section of the peripheral bank, the sections being decoded by I18, a 74LS138 3-to-8 line decoder/muliplexer, from A16-18 <1.1.6.1>. The eight sections are allocated as follows:

(42.1.1)	timer	I-0076	LIWER
(31.1) (3.1)	display processor	T-0076	DISP.P
(22.1.1)	static MAA	T-0076	MAAR
(02.1.1)	min/max/multiply	T-0076	TM\Mጠ
(81.1.1)	RS232 ports 1,2	T-0076	RS232
(1.1,1) (2.1)	front panel board	5-0076	${f E}{f K}{f E}$
(7.1)	timebase board	7-0076	IDC
(1.1.25)(1.12)	DMA, GPIB, RTC, etc.	7-1076	AMG

The peripheral decoder is enabled by the simultaneous assertion of BAS; AS and BK3, the peripheral block.




PERIPHERAL DECODER

Figure 1.1.6.1

This circuit <1.1.7.1> uses a 74LS148 8-to-3 line priority encoder to service the seven interrupt lines used in the 9400 DSO. The IPL bus goes to the 68000 CPU (1.1.1). The seven interrupt sources are, in increasing order of priority:

4928 tester	Test slot	26	lighest
9401-2 (1.12) newer DSOs			
9400-6 (1.6) older DSOs	CLIB	87	
(7.1) 4-0046	Timebase	77	
(81.1.1) 1-0046	RS232 p 2	07	
(81.1.1) 1-0046	RS232 p 1	9	
9401-2 (1.12), etc	Jola AMG	89	
(3.1) 2-0046	Front panel	79	Lowest
Board	Function	Addr	Priority level
Fa		r f. A	

If the CPU is blocked for more than 4 ms, the auto reboot circuit comes into play, except in test mode, where the test line clears the monostable (1.1.2). Note that level 7 cannot be inhibited by using the interrupt priority mask.




INTERRUPT ENCODER

Figure 1.7.1


The display is refreshed at the frequency of the public ac power supply, 50 Hz or 60 Hz, so that any stray magnetic fields at this frequency will give only a static distortion of the image, rather than a much more objectionable varying effect. Since both the grid and the waveforms are generated by the same mechanism, any small distortion will have a small effect on readings taken from the screen.

The circuit is based on a comparator, part of J17 <1.1.8.1>, fed with a 50 Hz/60 Hz signal, CRP, from the 9400-9B board (1.9). The comparator is disabled by the power up reset circuit (1.1.3), for a short period after power on. The comparator feeds a 74LS123 monostable, which produces the SYDIS signal for the 9400-2 display board (1.2). The line produces to the front end for use by the trigger circuit (1.1.32) as the line trigger input.



DISPLAY SYNCHRONIZATION

In the event of a peripheral hangup, the time out circuit <1.1.9.1>, based on a 74LS123 retriggerable monostable, Kl5, produces a signal on the ERR line, feeding E28, a 74LS245 bus transceiver (1.1.10), which initiation of a peripheral cycle, no response has occurred within initiation of a peripheral cycle, no response has occurred within does not go to the CPU, only to the DMA slot (1.1.10.2).



TIME OUT CIRCUIT Figure 1.1.9.1

1.1.10.1 General Description

The block diagram <1.1.1.1>. The unbuffered 68000 buses, Al-23 and DO-15, are buffered to and from the buses BAl-23 and DO-15, are buffered to and from the buses BAl-23 and DO-15, are buffered to and from the buses BAl-23 and DO-15 respectively, by the five 74LS245 octal bus transceivers, F23, F26, F29, and J25, J28. The control lines AS, UDS, LDS, R/W and ERR are treated similarly, by E28. The data bus KRO-15, from the display (1.2) buffered by two 74LS244 octal buffers, J23 and J27. A list of labeled buffered by two 74LS244 octal buffers, J23 and J27. A list of labeled fines (1.20) and buses (1.21) can be found at the end of this chapter. The direct buses go only to the CPU, EPROM, DRAM, and the buffers to the amplified buses BA, BD. These buses go to all other peripherals. They can drive up to 20 TTL loads. Their timing is about 10 ns behind the direct bus.

The directions of the buffers are controlled as follows:

E28, E29, F23, F26 are in the direction BA to A, BAS to AS, etc, if BACK is asserted.

J14, K14.


J23, J27 are controlled by KlO, Kll of the RAM select circuit

1.1.10.2 ERR, BERR, DERR

The circuit around E28 pins 7-13 enables the following functions to occur:

- Direction A to B ERR produces DERR, and BERR to 68000, with the possibility that DERR and BERR can be pulled up, and therefore disabled, by Q2 on the 9401-2 and 9400-6 GPIB boards (1.12)(1.6).

- Direction B to A ERR produces DERR, but does not produce BERR at the words direction.



BUS BUFFERING SYSTEM

Figure 1.1.10.1

There are five connectors on the 9400-1 board which serve the five vertically mounted boards <1.1.11.1>; these are listed below in left-to-right order in the DSO <5.0.2>:

```
(j.t)
                                   - Timebase slot
                7-0076
         (E.I)
                E-0076
                             - Channel 2 ADC slot
         (E.1)
                                  - Channel 1 ADC
                €-0076
                             sjot
tester
         (3.\xi)
                             and
                  8767
                              OL
        (1.12)
                Z-T076
         (9.1)
                                        fols AMG -
                9-0076
                                    - Display slot
         (1.2)
                7-0076
```


Lyese sjots snbbj%:

```
- Power +5 V -5 V +15 V -15 V
```

Timing diagrams can be found in the descriptions of the individual boards.

Note that the TA bus connects only the 9400-3 and 9400-4 boards.

CONNECTIONS TO DAUGHTER BOARDS Figure 1.11.11



1.1.12 Dynamic RAM Controller

line address multiplex in	CAS and RAS are needed to service the 8-to-16
	- RAS column address strobe - WEL write enable upper byte - WEU write enable upper byte
	- From these are generated:
	- DTACK data acknowledge
	- BYDIS RAM busy
(9.1	- BK¢ DKAM block select (1
(SI.I	
(21.1	
(SI·I	
(1.1	
(7	- DDIS data request from disp. (1
(8.1	
(1.1)	1) sdorte asstrobe CA -
4	:slangt the signals:
the dynamic RAM (DRAM)	This section <1.1.12.1> controls access t
	Dynamic Kan Controller

CAS and RAS are needed to service the 8-to-16 line address multiplex in the 2164 DRAMs, allowing 64 K of addressing from eight lines.

WEL and WEU select lower or upper byte in the 68000 address scheme (1.1.1.4).

The following functions are listed in order of decreasing priority:

- GBUS enable RAM for processor bus
- GDIS enable RAM for display
- GCAL enable RAM for calibration DAC samp/hold
- GREF enable RAM refresh


The $9400~\mathrm{DSO}$ processor runs at a speed which allows refresh to occur at an adequate rate.

Occupation times are typically:

Display with 1000 vectors, about 2.5% at 50 Hz and 3% at 60 Hz. Calibration sample and hold, about 4%. Refresh, about 3%.

Thus the mean access time to the RAM is only slightly increased by these functions.

Note that pin 11 of K10 drives the direction control of J23 and J27 in the bus buffering system <1.1.10.1>.



DRAM CONTROLLER Figure 1.1.12.1

This section <1.1.13.1> uses the signals GBUS, GDIS, GCAL and GREF (1.1.12) to select the RAM function in the order of priority given in (1.1.12). The circuit uses four 74LS257 quad data multiplexers, a 2966 octal buffer and a 74LS244 octal buffer. T9-11 are binary divisions of the 128 µs clock, and T12-15 are binary divisions of the 128 µs clock (1.1.15). The addresses are buffered by K22, a 2966 octal buffer.


The RAM is allocated to hardware as follows:

	TIMI rol qmuţ	70201⊄	205010 to
8 words	refresh cal S+H	50200E	205000 to
5 K words	2nd page display	SOFFFE	of 008202
2 K words	lst page display	SOSLEE	200000 to

Access time by CPU bus is 625 ns; access time by RAM is 500 ns.

1.1.14 Dynamic Random Access Memory (DRAM)


The RAM for the 68000 CPU uses 2164 64 K bit DRAMs, which are organized as single bit memories, so that a bank of 16 ICs makes a 64 K, 16 bit memory <1.1.14.1>. The lines A0-7 (9400 MA0-7) are demultiplexed in the DRAMs to 16 address lines, using RAS and CAS (1.1.12), which are activated in turn.



RAM ADDRESS SELECTION + DYNAMIC RAM Figure 1.1.13.1 + Figure 1.1.14.1

The clock generator <1.1.15.1> uses a tank circuit and a crystal, both tuned to 8 MHz, the basic clock frequency for the 68000 in the 9400 DSO. The clock is a 74LS321, giving complementery outputs, and the binary scaled frequencies, T2 and T3. Further binary division is done by K18 and K19, 74LS393 dual 4 bit binary counters, giving periods down to about 2 ms. The flip-flop of the 74LS321 is used to make BRAS at K16 (delayed BAS).

					srt 9	J.	zH	97°2 F	8T
SW	870.2	ZHA	c200	SIL	srl g	3	zH	172 K	$L_{ m L}$
SW	770.1	KHZ	e1.008	7IL	srl +	7	ZH	720 K	91
sπ	212	ZHA	62.016	TI3	srt 7	,	ZH	200 K	Σ I
sп	957	KHZ	160.45	TIT	srt T	Į.	zH	W I	7J
sri	178	ZНЯ	290.85	III	su C	200	zH	7 M	$\mathtt{L3}$
srl	79	кHz	16.125	OIT	su (520	ZΗ	W 7	T2
sn	32		32,25	6I	su ç			М 8	CK
	(irca	-(c=c)	gre	dneucrea	Įĸec	sug	Deriods	CJock



CLOCK GENERATOR Figure 1.1.15.1

This circuit <1.1.16.1> is responsible for the transmission of data to the 9400-2 display board (1.2), for conversion to analog signals representing:

- X horizontal position of spot Y
- DX horizontal velocity
- DY vertical velocity

The display data are stored in a dedicated section of DRAM (1.1.13), which is divided into two pages, 0 and 1, one of which at any times holds the current display, while the other is available for the CPU to build up the next, it response to a demand from the front panel or remote control. The prospective and current page numbers are stored in bits 0 (W/R) and 1 (R only) at L16. At the end of scanning one display page, if the two bits differ, bit 0 is copied into bit 1, and the other page, is displayed on the next scan, leaving the now unused page ready for the next time a change to the display is needed.

The control signals have the following functions:

CK 8 MHz clock (1.1.15)

SYDIS 50/60 Hz page synchronizing pulse (1.1.8)

RESET 9400 general reset, turns spot off, centers beam (512,512)

(8.1.1)


- BIDIS O BYW pnsy, I data ready

From 9400-2 to 9400-1:

bCD

- PGDIS acknowledge End of page, wait next SYDIS - DDIS request next data

O display board present



DISPLAY CONTROLLER

Figure 1.1.16.1

The activity on the 9400-2 slot <1.1.16.2> is confined to the period between SYDIS and PGDIS.

The 16 bit word on the 9400-2 slot is built as tollows:

DO	DJ	DS	DЗ	Dφ	Sa	9Ф	ΔQ	D8	DA	-	Ι	В	OM	TW	MS
0	τ	7	ε	7	ς	9	۷	8	6	ot	ŢŢ	15	13	7[ςŢ
								e :	Dat	То	υίτ	Cor		je	ooM

These data are encoded as follows:

B O spot off for positioning l spot on for drawing

- I 0 compute only l compute and draw

M O to 3 control word of page,

0 end of page, spot centered, await SYDIS
1 mode O and mode 3 together
2 no operation
3 load Z with DO-7

relative next Y 6-Sa relative next Y 7-0a absolute next X D0-6 DX=Iς absolute next X D0-9 DX=0spacinie next Y 00^{-3} DX=04 40 7 coordinate word

- D O to 7 coordinate data

See (1.2) for information on the display board, and (1.1.12)-(1.1.14) for information on the use of DRAM for transmission of data to the display.

Each complete scan, or page, of the display, is initiated by SYDIS, and the 9400-2 returns PGDIS at the end of the page, setting up the next page number to be displayed at L16, a D-type flip-flop, and loading the counters K19, K20, J19 to the first vector address.

Some of the control waveforms are shown in <1.1.16.2>; in order from top top bottom they are:

PDIS Deflection of trace (for reference only)

PDIS 9400-2 signals page end


RAM busy/data ready

RAM busy/data ready

PDIS 9400-2 ready for new data

RAM busy/data ready

Figure 1.1.16.2




This circuit sends an analog data stream comprising eight levels, using a DAC 800 12 bit DAC <1.1.17.1>, supplied with 12 bit digital data, CDO - CD11, from the RR bus, via J22 and J26, clocked by PCAL <1.1.12.1>. Three other channels of J22 transmit the clock lines <1.1.15.1> to the CA bus, which controls the eight way analog switch H3 <1.1.17.1> <1.1.31.3>. This switch is enabled by CALEN, which is initiated by GCAL and RSEL <1.1.12.1>.

The eight analog signals are generated in the following order <1.1.31.3>:

<1.1.31.2>	Channel 1 gain control	CAIN 1
<2.18.1.1>	Channel 2 gain control	GAIN 2
<1.1.31.2>	Channel 1 offset	OFFSET 1
<2.18.1.1>	Channel 2 offset	OFFSET 2
<1.13.32.1>	High trigger threshold	TRIG HI
<1.18.1.1>	Low trigger threshold	LKIC TO
<2.18.1.1>	Frontend calibration levels	CAL1, CAL2
<i.25.i.1></i.25.i.1>	Probe calibrator level	BC P


J22 and J26, 74LS534s, hold the sample and hold address and the digital data for conversion by the DAC, which has two preset controls, for gain and for offset.

The signals are shown in <1.1.17.2>, Channel 1 being ACAL, and Channel 2 being CALEN.



CALIBRATION CONTROLLER

Figure 1.1.17.1



SIGNALS FOR THE CALIBRATION CONTROLLER


Figure 1.1.17.2

There are two identical interfaces, port 1 and port 2, the first dedicated to plotters, and the second to control and data transfer.

The bytes for transfer are buffered on the S bus by L3, a 74LS245 bus transceiver. The S bus is connected to D0-7 of two 2661A dedicated 4.9152 MHz by K9.


Each RS232 interface contains four 8 bit registers, addressed by BA1-2. Port 1(2) uses interrupt level 3(4). Access time is 5 clock cycles at 8 MHz, i.e., 625 ns, and cycle time is 9 clock cycles at 8 MHz, i.e.,

A diagram of the RS232 connectors is given in (4).



K2S3S INTERFACES

1.81.1.1 sugiq




WINIWNW-WAXIMUM/WULTIPLY TIMING

Figure 1.1.19.1

1.1.20 Minimum-maximum/multiplier System

This provides <1.1.20.15:

- Calculation of minimum and maximum of a series of 16 bit data.
- Calculation of minimum and maximum of a series of pairs of 8 bit data.
- Calculation of a 32 bit product from two 16 bit data, the 16 labs of the product read first, and the 16 MSBs by a second access. The product is performed by selectable signed or unsigned data. For both functions, min/max and multiply, the data can be loaded by direct addressing or kept for another bus cycle (selectable).



WINIWNW-WAXIMUM/MULTIPLY CIRCUIT

Figure 1.1.20.1

1.1.21.1 Introduction

These circuits <1.1.21.1> <1.1.21.1A> have the following functions:

- Selecting the required couplings at the trigger and frontend.
- Illuminating the appropriate LEDs on the front panel to show the current function selections.
- Reading the positions of the front panel potentiometers.
- Reading the positions of the front panel rotary switches.
- Detecting any operations of the front panel push button switches.


This section should be read in conjunction with (1.5), which describes the front end, and the front panel controls, (1.1.31), which describes the front end, and (1.1.32), describing the trigger.

1.1.21.2 Input Coupling Selections and Front Panel LEDs

The LEDs and frontend couplings are set up by a serial bit stream feeding serial-to-parallel shift registers on the front panel <1.5.4.1>, on SIN, clocked by SCK; pins 17, 18 of the front panel connector. Signals are sent only when something needs to be changed; for example, on auto, or normal trigger with a repetitive waveform, the READY and TRIGGED lights toggle, so that a steady stream of data is sent on SIN, which carries four bytes for the couplings and four for the LEDs, with a pause after each byte.


The serial data are generated at H9 <1.1.21.2>, a 74LS165 parallel load shift register, taking its clock rate from the binary counter G18, fed by the 8 MHz clock CK, and loaded by PR2.BRW.


The system clock CK creates the clock SCK at F17. The data are grouped into eight serial bytes. These data are carried on the line CSI <1.1.21.2> to the digital frontend control <1.1.31.2> and trigger control <1.1.32.1> From there the data go to G17 <1.1.21.1> whence SIN control <1.1.21.1> whence SIN takes them to the front panel LEDs circuits <1.5.4.1>. <1.1.21.2> includes parts of the 9400-5 and 9400-1 boards.




FRONT PAUEL CONTROL CIRCUITS


Figure 1.1.21.1





COUPLINGS AND LED CIRCUIT Figure 1.1.21.2





SERIAL BIT STREAM CST/SIN AND CLOCK SCK-

Figure 1.1.21.3

The signals are ordered as follows:

Et EIS EC EIS E C H I.

IC Selection signals - First 4 bytes

Joela La Leject	CACLR	
AC coupled trigger	CAC	
DC coupled HF reject	CDCHK	
DC coupled trigger	CDC	
line trigger	CLF	
external trigger	CLE	
internal trigger channel 2	CLCS	<1.12.1.1>
internal trigger channel l	CLCI	EIS
	sbsre	
pos trig	$_{ m CLb}$	
neg trig	CLN	
ext trig +10 <1.1.33.1>	EXL\10	
bandwidth <1.1.31.1>	BMS -	
SI.1E.1.1> dibiwbnad	BMI	
	sbsre	<1.1.32.1>
probe cal <1.1.35.1>	PRCAL	E9
XX	C78	
7X	C27	
nisg 8X	970	
•	001+	
	0+	
	ΤX	
	DC	<1.1.31.2>
	тио Ос	F12 Chan 2
X2	C18	•
7X	CIJ	
nisg 8X	910	
	00T÷	
	OI;	
	XJ	
	DC	<1.12.1.1>
	шио Ос	F4 Chan 1

for which see next page.


CACLR = CSO, which becomes SIN, driving F,

	•
DC 20 OPW GND OVERLO OVERLO RANDVIDTH REMOTE	
DC 20 OPW CND CND CND VC OAEKI'D LKIC'D KEADY	
DC The seriest Single Wode Wode Seriest Series	sequence of acquisitions auto trigger
EXT/10	interleaved sampling trigger on positive slope trigger on channel l trigger on channel l trigger on power line trigger externally externally trigger with +10 atten
	GND GND GND GND OVERL BANDWIDTH OVERL GND DC 50 Ohm DC 50 Ohm CHD DC 50 Ohm DC 50 Ohm CHD

The clock SCK and the data stream CSI/SIN are shown in <1.1.21.3>.


The front panel potentiometers are multiplexed on the front panel board through 8-to-1 line analog switches <1.1.21.5>, which includes parts of the 9400-1 and 9400-5 boards, and <1.5.2.1>, and received through pin 9 of the 9400-1 and 9400-5 boards, and <1.5.2.1>, and received through pin 9 of the 9400-1 connector on the serial analog data line AND. The sampling period is about 1.8 ms. The analog signals go to the LM311 comparator C17 <1.1.21.5>, whose other input comes from the DACO8 8 bit the source of digital data. When the digital value reaches a certain value, the DAC output equals the AND level, and the comparator will change state, forcing a preset on the 74LS74 flip-flop. The second half of the flip-flop, clocked by the 4 MHz clock T2, will trigger the monostables H18, raising a level 1 interrupt on INT1. The CPU reads the data from the counter via the buffers B20 C20, which are enabled from this circuit measures five analog values from the analog section of the this circuit measures five analog values from the analog section of the 100-1 board.

The 24 analog levels in a typical case are shown in <1.1.21.4>.




ANALOG DATA STREAM "AND"

Figure 1.1.21.4




The rotary and push button switches are encoded <1.5.3.1> by the 3-to-8 line decoder on the 9400-5, with a period of about 1.8 ms, and the signals from the switch matrix, which arrive on FDO - FDII, are loaded by the three binary up/down synchronous counters B18 B19 C19 <1.1.21.7> (which at other times are used to feed the DAC (1.1.21.3)), feeding the octal buffers B20, C20, and thence the bus BDO-11. The load is made by FA4.FA5 via F19 pin 6 and a resistor diode chain. As an example of the waveforms to be expected, the signals on FDO are given for two cases (1.1.21.6>, "TRACKING" and "EXPAND A" pressed, top two traces, and "TRACKING" only pressed, to ottom traces, and "TRACKING" only pressed, bottom trace.

The signals for addressing the switch matrix and the analog switches on the 9400-5 are sent on FAl-5, from C18, a 74LS174 hex flip-flop, latching from BAl-5.



SIGNALS ON FDO IN A TYPICAL CASE

Figure 1.1.21.6



29451 8 ECO:1005

FRONT PANEL SWITCH CONTROL CIRCUIT

Figure 1.1.21.7

The battery backup system powers one 6116 CMOS low power static RAM, with a capacity of 2 K bytes, at the odd addresses, i.e., the low order bytes, of the 68000. The other bytes would read as Zero. The backup RAM is addressed at 1D0000 to 1D07FE. Access time is 5 clock cycles at 8 MHz, i.e., 625 ns. This circuit <1.1.22.1> is selected by PR5 (1.1.6) during the power up phase (1.1.3), and at times when new data need to written to this memory, which stores all the settings of the 9400 DSO which are current at the time of power off.

The array of diodes ensures that the 6116 RAM receives the correct Vcc during normal running, and that while the DSO is off, its Vcc is in the standby range, which draws little current, while retaining the data for over one year at temperatures below 40C, on a fully charged battery. Charging current is drawn from the 9400-9B board (1.9), and is such that about forty hours use of the DSO must elapse before the battery is fully charged.


The BATT level goes to as of the DMA slot for use by the realtime clock on the 9401-2 (1.1.11) (1.12).

1.1.23 Temperature Measurement

On 9400-1 boards Rev D and after, there is a temperature measurement system. The digital value is read at 1A002C in the front panel area, after the last analog datum. The temperature is transduced by an NTC resistor, NT6; see bottom right of <1.1.21.1>. The precision of the Celsius temperature is 2C or 10%, whichever is the greater. The Logarithmic R-T relationship is approximated by the piece-wise linear algorithm:

ე6	<	\mathbf{L}	<	77C	777	u	>	215	
39Z	<	Ţ	<	82C	516	u	>	07	_
24S	<	T	<	TOIC	エ サ	u	>	ħΙ	

Where n is the value from the front panel ADC (l.l.21), and T is the centigrade temperature. The algorithm is accurate to better than l% in this range.




2 laad2

ECO:1009

Figure 1.1.22.1

BATTERY BACKUP CIRCUIT



messages on the screen. no trigger appears, and putting display in Normal trigger when gainzut trigger, £he 330 e•&•• 'pəpəəu oluA gaimit period Tong SŢ relatively IOI which functions The timer is used for several by two 74LS374 octal buffers. counters, H6 and H7, buffered two 74LS393 dual 4 bit binary Tl4, the 1.024 ms clock, using derived by counting down from period of about one minute, provides a timer with a maximum <1.1.24.1> circuit sidT

LIWEE

Figure 1.1.24.1

The slot nearest the CRT on the right (1.1.11) carries the 9400-6 board in older 9400s, and in newer ones it carries the 9401-2 board. This slot provides direct memory access (DMA), and is foreseen as a means of expanding the versatility of the 9400, as well as a means of using a tester such as the 4928.

The slot addresses the interrupt levels 2, 6 and 7 (1.1.7), assigned as follows:


- 2 peripheral device, e.g. floppy disk
- 6 GPIB
- isəi / -

From this slot the processor can be controlled by commands such as HALT, RESET, BOOT, DMA dialogue line.

9joM

The basic version of the 9400A does not contain a GPIB board. In order to make it work with the present standard software, 2.06STD, a Schottky diode HP2835 is mounted on the DMA connector on the solder side of the 9400-1 board as indicated in Figure 1.1.25.1. It simulates the data acknowledge signal DTACK when the missing board is addressed by PRO, see 1.1.6.

Whenever a GPIB board 9401-2 is mounted for calibration with CALSOFT, this diode has to be removed, as otherwise the DSO would not boot up. It must also be pointed out that the basic 9400A locks up if the GPIB port is selected in the plotter setup menu.



Diode returning DTACK signal for the basic 9400A w/o the GPIB board.

Figure 1.1.25.1

Analog Section of 9400-1 Board

Contents

Power Supplies	75.1.1
Input Overload Detection	1.1.36
Probe Calibration	28.1.1
Calibration System	1.1.34
External Trigger	1.1.33
Trigger	1.1.32
Frontends	16.1.1
Introduction and Block Diagram	06.1.1

Introduction

and include: and mixed functions. They are shown in the block diagram <1.1.30.1>, control functions of the 9400, as well as a number of analog circuits The 9400-1 board carries the main processor and many of the digital

- Input coupling selection each channel
- Front-end amplifier/attenuator hybrid:
- Each channel, including:
- Fine gain control
- Coarse gain control
- Bandwidth control
- Trigger bleed off
- Trigger selection of:
- Source
- Coupling
- Probe calibrator circuits Self-calibration circuits

describe Channel 1; Channel 2 is identical. Where there are two systems, one for each channel, this manual will

.(12.1.1) bas (71.1.1) 9400-1 board, it is necessary to look at several sections, particularly Because the analog circuits are controlled by the digital part of the

In order to increase the bandwidth for the Model 9400A, the gain on the 9400-3A ADC board is slightly decreased (ECO 1004 for the 9400-3A board). For this, the feedback resistor between pin 18 and pin 8 of the HSH202 is changed from 1 kQ to 910 Q. This loss of gain is compensated for at the HVV output (pin 22) by replacing the 43 Ω resistor to 39 Ω for at the HVV output (pin 22) by replacing the 43 Ω resistor to 39 Ω (ECO 1016 for the 9400-1 main board). The resistor R at the HVV output defines the gain between the front-end and the ADC as:

$$R$$
 = OdA bas bas-front meeting $\frac{R}{100}$ = $\frac{1}{100}$ S $\frac{1}{100}$


In addition, HVV at ECO 1003 has to be used on 9400-1 at ECO 1016. Therefore, be careful not to mix these ECOs between the 9400, the old with the 9400-3 and the 9400A. The possible configurations are listed below:

9400-3A at ECO 1004 with 910 Q S/H feedback	∀0076
9400-3A at ECO 1003 with 43 g at HVV output 9400-3A at ECO 1015 with 1 kg S/H feedback	
9400-3A at ECO 1004 with 910 2 S/H feedback.	AE-0046 wan diiw 0046
9400-1 at ECO 1015 with 43 g at HVV output.	E-0046 bio ditw 0046

configurations above, make sure that:

the overall gain (front-end + ADC) is within limits. Check this by using the internal test "gain curves" for all sensitivities and BW ON and OFF. See the internal tests, Section 3.1.7. The overall gain for all sensitivities can be readjusted by changing the resistor at the HVV output.

the HF overshoot is within limits, see adjustment 2.4.3.4. If the feedback resistor on the ADC board is changed, the capacitor parallel to it MUST be readjusted.



ANALOG BLOCK DIAGRAM

Figure 1.1.30.1

1.1.31.1 Introduction

The outline for one channel is shown in <1.1.31.1>. Bracketed data refer to Channel 2. The input stages are based on the LeCroy hybrid HVV200, which contains accurate high frequency amplifiers with variable gain, and circuits to switch gain ranges and bandwidth.


1.1.31.2 Input Coupling and Protection


The signal from the input socket is switchable by relay from the 50 ohm to the high-Z input of the HVV200. The 50 ohm input is also connected to CALl (CAL2), for the purpose of calibration, which takes place whenever a channel control or bandwidth control is changed. A signal presented by CAL1 (CAL2) is digitized by the channel, and the resulting information enables the processor to adjust the channel until the result is correct.

The digital control lines are shown in $\langle 1.1.31.2 \rangle$, while the analog controls are in $\langle 1.1.31.3 \rangle$.

ACVDC selection is by relay. Diodes type HP2810 and BAV45 provide protection of the hybrid against overload on the high impedance input. The 50 ohm resistors and the hybrid are protected by thermocouples on the resistors, which feed the overload detection circuits (1.1.36). In addition, a series 18 ohm resistor is added, followed by two clamping diodes type BAV62, to protect the 50 ohm input of the hybrid.

The HVV200 uses considerable power, and requires a substantial heat sink.





The HVV200 hybrid contains circuits to control:

- Stepped attenuation
- Continuously variable gain
- Continuously variable offset
- Bandwidth limit

The internal functions of this hybrid will not be described in this

The control lines are <1.1.31.1>:

<2.16.1.1>	digital	stepped attenuate	(82-92)	CTP-18
<1.28.1.1>	digital	bandwidth control	(BMS)	BMI
<£.1E.1.1>	analog	gain control	(GMIA2)	CVINI
<5.15.1.1>	susjog	offset control	(OFF2)	OEEI
<2.18.1.1>	digital	C2I-8	(21-28)	C211-18

The output of the HVV200 goes to an SMB socket on the 9400-1; a coaxial cable takes the signal from there to the input of the 9400-3 ADC board (1.3). The output also drives an emitter follower which feeds the trigger line TCH1 (TCH2) for the internal trigger function.

The functions of the HVV200 are shown in <1.1.31.1A>.

1.1.31.4 Control Lines

The various digital control lines are buffered by TTL logic, except for the relay drivers <1.1.31.2>.

For derivation and use of the SCK and CSI signals see (1.1.21).





Figure 1.1.31.1A



DICILY FRONTEND CONTROL

1.1.31.5 Digital Frontend Control

The control lines for the frontends are derived from CSIP <1.1.31.3> (1.1.21.1)(1.1.21.2) (which include complete schematics for the controller, and typical waveforms), via the serial-to-parallel shift registers F4 and F12, clocked by SCKP (same references). The lines from F4 and F12 are decoded into the C11-13, CS11-18, CS1-23, CS21-29.


9TDS 9TDS	TON	001÷	C218 C217 C216 C217
20 орш 20 орш 20 орш 20 орш	GNA GNA GNA GNA	001÷ 001÷	C217 C213 C215 C211
шdo O2 шdo O2 ТОИ	GNA GNA	XI DC DC	C13

1.1.31.6 Analog Frontend Control

These circuits <1.1.31.3>, control the analog functions of the HVV200 hybrids:

TRIGLO Lower trigger threshold (1.1.32)	_
TRICHI Upper trigger threshold (1.1.32)	
CAL2 Chlannel 2 calibration signal) -
CAL1 Calibration signal) –
OFFSET2 Channel 2 offset) –
OFFSET1 Channel 1 offset) –
Channel 2 gain control) –
CAIN1 Channel 1 gain control) -

These signals are demultiplexed by the DG508 8-way analog switch H3, addressed by CAIP-CA3P, derived from CA1-3, and enabled by CALEN (1.1.17). Note that PCL goes to the probe calibrator (1.1.35). The analog signals are buffered by op-amps G5 and G6, the calibration lines needing pairs to get enough drive, with protection against damage from needing pairs to get enough drive, with protection against damage from channel input signal overdrive. The signals ACAL and CALEN are shown in <a href="https://www.channel.com/results/channel.com/result



TRIGGER CONTROL CIRCUITS

with switches which cause little delay to the signal. (RIS), to achieve accurate timing, the trigger modes must be switched rates, especially the effective rate with random interleaved sampling is extremely important, in view of the need to sample at very high (1.1.8), and external trigger at two sensitivities (1.1.33). Since it The 9400 DSO provides for internal trigger (1.1.31.3), line trigger

is low, Q15-16 conduct and cut off the diodes. transistor triples such as Q15-17, so that when a shift register output parallel output shift register El2, a 74LS164. The outputs drive the conducting state for an "on" switch. The switches are driven from the left, and their outputs are on the right, with the diodes in the These are provided by diode bridges <1.1.32.1>. Their inputs are on the

The four trigger inputs are:

<I.EE.I.I>

```
ext trigger front panel input
                                  <1.15.1.1>
  int trig from HVV200 output
                                                LCH5
                                  <1.15.1.1>
  int trig from HVV200 output
                                                TCHJ
         50/60 Hz square wave
                                   <1.8.1.1>
                                                \Gamma TR
```

controlled by El2. The options are: parallel, and feed the four coupling selectors on the right, again The outputs from the four switches on the left of <1.1.32.1> are in

AC coupled, low frequency reject CACLR

belquos SA CAC

ELK

DC coupled, high trequency reject CDCHK

DC coupled DC

board, 9400-4 (1.4.8). complementary outputs go to two SMB connectors which feed the timebase MVL407, and thence to the ECL output stage Al3, whose The outputs from these second switches go to the two comparators of the


derived from G4, <1.1.31.3>. The MVL407 is controlled by the levels TRIGHI and TRIGLO, which are

.(2.12.1.1)(1.12.1.1) The controller for the shift registers E6, Ell is described in

££.1.1

controlled by E6, the second parallel shift register in <1.1.32.1>. and 7, and a comparator, feeding Q5, from which the ETR line goes to the trigger switches <1.1.32.1>. The attenuation is switched by E5, contains a switchable attenuator, controlled by the ATT lines, pins 6 The external trigger <1.1.33.1> feeds A3, a LeCroy hybrid which

·indut Compensation and diode protection are provided at the external trigger



EXTERNAL TRIGGER CIRCUIT

Figure 1.1.33.1

control is adjusted. takes place at power up, and is repeated every time any front panel when the fine gain control is not at its Xl position. The calibration channel, so that the sensitivity of each channel is always known, even The 9400 DSO employs a system of auto-calibration for the gain of each

resistors and of the DAC and the transmisson of ACAL to the frontend. the digital bus. Clearly the system relies on the accuracy of the input with information on the overall gain of the channels, from the input to <1.1.17.1>. The digitization of CAL1 and CAL2 provides the processor analog demultiplexer <1.1.31.3>, from the analog data stream ACAL the 50 ohm inputs of the frontends <1.15.1.1> and generated from the This is accomplished by means of the CALl and CAL2 levels applied at

The system is summarized in <1.1.34.1>.




Figure 1.1.34.1

This circuit <1.1.35.1> drives the calibrator output on the front panel, providing a square wave or a DC level of accurately known amplitude. The circuit is based on a CA3046 transistor array, with the pair used in long tail connection. The output transistor has feedback to the base to define the gain, and to enable frequency compensation to be included.

The slider of the preset potentiometer is connected to ANI46, one of the analog input lines which are fed back on the front panel board (1.5.2) via an analog switch to the 9400-1 (1.1.21.3) for measurement.

The lines PRCAL and Tl4 <1.1.15.1> can be used to control the CAL output. PRCAL <1.1.32.1> E6 is high for a square wave output, and low for DC. Tl4 is a square wave of period 1.024 ms, derived from the 8 MHz clock (1.1.15). PCL is derived from the analog controller G4 <1.1.31.3> <1.17.1>.

The amplitudes available are:

The DC levels are available only under control of DSO tester.

The risetime is about 75 ns, with a fall-time of about 200 ns.





Figure 1.1.35


In order to avoid overheating of the 50 ohm input resistors, which could permanently alter their value, they are each provided with a thermocouple, connected to an operational amplifier <1.1.36.1>, which sends a DC level via ANI40 or ANI38 to the analog switch on the front panel board <1.5.2.1> E, which delivers the levels the 9400-1 board (1.1.21.3) for assessment. Each amplifier has a preset offset control. T are resistors selected to set the gain.



20 OHW OVERLOAD PROTECTION

Figure 1.1.36.1

The precision levels needed by the analog circuits are provided by four regulators <1.1.37.1>, situated near the center of the 9400-1 board. These regulators also provide low frequency noise rejection for the supplies to critical circuits. The two 12 V regulators, F10 and F11, must be matched for voltage output.



SHEEL IS OF IS ECO: 1010

6 de de la cometa del la cometa del la cometa del la cometa de la cometa del la cometa de la cometa del la cometa del la cometa del la cometa de la cometa del la cometa del

Figure 1.1.37.1

Table of Contents

CRT Power Supplies	1.2.9
Deflection Processing - Power Amplifiers	1.2.8
Deflection Processing - Linearity Correction	7.2.1
Deflection Processing - Rate Integrators	1.2.6
Reset and Protection Circuits	2.2.1
DAG əsnimul	ታ . ይ. ፗ
X and Y DACs for Position	1.2.3
Bus Servicing and Decoding	1.2.2
Introduction	1.2.1

1.2.1

This board controls the CRT display, taking digital data from the 9400-1 bus, converting them to analog form, and producing signals to control the position and brightness of the spot on the screen. (The spot position will be referred to in this section even for the case where the beam current is turned off, to avoid circumlocution).

The image consists of a number of straight lines - vectors - making up one scan, or page, of the display, the pages being repeated at the frequency of the public power supply, 50 Hz or 60 Hz, which means that any stray magnetic fields at that frequency will not cause the image to wobble - only a steady deflection will be seen, which is much less objectionable, especially as the grid and waveforms will be distorted equally. The vectors are all drawn at about the same speed, so that a constant trace intensity is simply obtained.

Each page of the display consists of a number of vectors, some of which are visible, while others, used when non-contiguous parts of the image are to be drawn, are invisible. The vectors can be further classified into vertical, horizontal, and sloping lines, each requiring different data from the 9400-l.

The analog position signals are generated by X and Y DACs, as are the velocity data, but the velocities are further processed by two EPROMs, which give the components of velocity needed to make sloping lines. The resultant speed of the spot on the screen is always the same, which simplifies the brightness control, and also means that for each simplifies the maximum rate is the same, simplifying amplifier design.


The CRT is magnetically deflected, which enables a large screen to be used, with a high final anode potential giving a sharp, bright trace; since the scan is not in real time, the image forming system can be optimized entirely for image quality with no compromises of the kind which arise with high writing speeds. The resolution of the display is 10 bits, 1024 points, on each orthogonal axis, the center, corresponding to zero yoke current, being at (512,512). The deflection processors include corrections for the non-linearity of the current position relationship.


The amplifiers must be capable of handling considerable power, because the load is inductive, which means that the theoretical class B efficiency with resistive load cannot be approached.

If an unsuitably long time base period is chosen, there will be so many waveform cycles to be drawn that the page may take more than one, or trequency drops to the next possible sub harmonic of the line frequency, resulting in unpleasant flickering. With any realistic settings this effect will not occur.

As well as controlling the screen image, the 9400-2 generates the DC levels needed by the CRT for accelerating and focusing the electron beam, as well as some of the protection circuitry which prevents the phosphor from being damaged in a variety of circumstances, some which occur during normal running of the DSO, and others which would arise as a result of a fault.

The main functions of the 9400-2 board are shown in the block diagram <1.2.1.1>; they will be described roughly in order from bus to
deflection coils. Further information will be found in (1.1.16) which
describes the display controller.





2 Peel 1 Eco: 1007

Figure 1:2.2:1

The 9400-2 uses 16 bus lines <1.2.2.1> of which the 10 LSBs are used as follows:

```
- DO-7 brightness control of spot on screen
- DO-9 position of spot on screen
```

seponting forthon about rol beau are 2821 2 adt afide

while the 5 LSBs are used for mode control purposes:

```
- D11 0 spot move 1 spot leave - D12 0 spot off 1 spot on
```

- 0 page end, center spot, wait for SYDIS 1 mode 0 and mode 3 together
- _ NOP _
- ___
- 7-00 Load spot intensity Do-09 4 DX = 0 4 4 DX = 0 4 7
- 0.00 moitisod X 0.00 = M 0.00 0.00
- 6-00 moitisoq Y 1 = XQ θ
- -500 = X0 = X0


In addition, there are several control lines to and from the 9400-1:

:Z-0076 01 I-0076


- CK 8 WHz clock
- RESET general 9400 reset, await SYDIS
- SYDIS start page, 50/60 Hz - RYDIS O RAM busv. 1 data read
- BYDIS O RAM busy, 1 data ready
- PDIS load data clock

:1-0076 01 7-0076

- PGDIS end of page acknowledge
- PGD display blocked
- The 10 bit image deflection data go to the three 74LS96 asynchronous 5 bit shift registers, D3-5, which send a serial stream to the 74LS96 shift registers E4 F2 G6 H2 I4 I3, the flip-flops E3 F1 G5 H1, and on to the DACs. The luminance data go straight to the buffer J4, and thence to the Z-DAC J3.



The parallel data from the final registers F1, G5 and H1, <1.2.2.1> are used by the 10 bit X and Y DACs G4 and G2, to make the analog position data for the next spot position <1.2.3.1>, the signals going respectively to the X and Y deflection processors. The S data from E3 and F1 go to the Z K byte EPROMs E1 and E2, which contain conversion tables which convert the input data to X and Y velocities, with 8 bit precision. The VX and VY signals go to the two deflection processors (1.2.6).




X WND X DACS FOR POSITION AND VELOCITY

This diagram <1.2.2.2> shows the control signals for a simple example of a display, including one grid, and one trace with the accompanying settings data. The first picture shows the actual screen image on one 9400 DSO. The other pictures are taken from a second DSO which probed first. The signals shown are (from top to bottom):

SIQA	data strobe
DDIS	9400-2 ready for next data
BIDIS	RAM busy/data ready
PGDIS	Page end
SIDIS	Display sync
X	The vertical deflection signal

It will be seen that there is more activity than the number of vectors would seem to require - this is because long vectors are drawn in segments of no more than a quarter of the screen size.

The 8 bit DAC 13 is loaded from the register J4, clocked by C1, at a slightly different time than the clocking of X and Y <1.2.4.1>, a subtle effect of the deflection coil impedance, so that turning the trace on and off coincides exactly with the change in velocity of the spot. Note that Z actually cuts off the beam between vectors for a very short time, so that the Z waveform consists of flat sections with spikes. Z goes more negative to increase brightness. The Z line is pulled up <1.2.5.1> in the event of various problems which would cause phosphor damage. The 9400 DSO does not have a means of detecting scan loss, so power should never be applied unless both deflection coils are in place.




LUMINANCE DAC FOR Z

Vertical deflection signal

Brightness signal, negative excursion = brighter ${\bf Z}$ DAC test point, positive excursion = brighter

Z




RESET is the general 9400 DSO reset, which is held low during power up reset (1.1.3) and during auto reboot (1.1.2) should that event occur during DSO operations. If the RESET line goes low <1.2.5.1> the spot is taken to the middle of the screen, by XA, YA, XB, YB <1.2.5.1> and the beam is cut off by Z.

The RESET line goes to a 2N5962 emitter follower, which, with the IN748A Zener diode, produces a small negative potential at AMPL OFF. If RESET goes low, AMPL OFF turns on Q41-42, and Q51-52, pulling YA, YB and XA, XB toward ground, and cutting off the signal to the output stages of the deflection amplifiers. At the same time, Q66 turns on, making Z go sufficiently positive to cut off the CRT beam current.

The thermal switch will have the same effects, if the temperature of the heat sink of the power MOSFETs in the power amplifiers should reach 80 C.

In the event of the +5 V line going down, AMPL OFF is pulled down as for a reset, cutting off beam and deflection. Several other protection modes are provided on the 9400-7 CRT board (1.7), to protect the sensitive CRT phosphor.



2001:003 8 10 9 1994S

.2.6.1 Principal of Operation

The function of the rate integrators is to produce a succession of linear ramps at the right rate for moving the CRT spot between successive X and Y points. The basic idea is that the integrator is presented with velocity data, and final position data as shown in the notional diagram of the principle <1.2.6.1>. The integrator ramps until the comparator toggles, at which point the process stops and new data are requested.




Figure listell

There is one rate integrator for each deflection axis; as they are identical, only one will be described <1.2.6.2>. The position signal X passes through the buffer II, and drives the base of Q26. The rate signal VX drives the emitters of Q19-20, one of which will be on. Note that the current mirror Q16-20 has the extra transistor Q18, so that the accuracy of the current match is greater than in a simple mirror, where the two currents differ by one base current.

The precision high stability 150 nF capacitor charges at a constant rate, driving the follower Q21, which passes on the signal for further processing. This signal is also fed back via a Zener diode to Q25 base.


Because one LSB of the position DACs corresponds to only 4 mV, several pairs of transistors must be matched to this accuracy. The pairs are:


01-2 04-5 012-13 016-17 019-20 027-28.

While the capacitor is being charged or discharged during a vector, the long tail pair Q25-26 will hold one transistor on and one off, in each pair, Q19-20, Q27-28 and Q29-30. Therefore, one transistor will pull EOVX high. Note that EOVX and EOVY are wire ORed, and they act on the neither Q29 nor Q30 will conduct, because the b-e drop of Q29-30 plus diode drop BAV45 is more than the voltage across the 240 ohm resistor. Thus EOVX will drop, and clear D2, disabling the EPROMs via C2 pin l3. The wire OR means that although circuit tolerances will cause either X or Y to terminate first, the trace will then disappear, so that a little kink at the end is not seen.

EOVX/EOVY therefore show a succession of narrow spikes at T2 in a working system. C2 pin 10 drives C1 to turn off Z, which also makes a spike at the end of each vector.


The waveform from the Y deflection DAC <1.2.6.3> is shown with the eventual deflection signal for the same case as in <1.2.2.2>.







The deflection system in a magnetically deflected CRT is complicated by the fact that the angle of beam deflection is, in principle, proportional to the yoke current, while the displacement on the screen is rearly flat. Some corrections can be made by careful yoke design, but there remains a non-linearity which must be corrected, although the linearity need not be absolutely perfect, because the grid and the waveforms are generated by the same system. Nevertheless, a good appearance of linearity is desirable.

To counteract the increasing rate of change of TAN A at higher A, the correction circuits <1.2.7.1> increase the negative feedback at higher deflections, through the non-linearity of the diodes at op-amp J1 pins I and 2. The other half of J1 provides an inverting buffer and a means of presetting the gain to the correct value. Offset is adjustable by a movable pick-off from the Zener diode.





BOMEK AMPLIFIERS



The X and Y amplifiers are linear amplifiers which use feedback from the long resistor in series with the deflection coils <1.2.8.1> to produce an output current which is proportional to input voltage, the gain being lA/V.

The input stage 058-61, is a high gain subtraction stage, whose output is the difference between the input and the feedback. 057 is follower to feed the driver stages 0.49 and 0.54 via the level shifters, which supply the deflection current. Because these devices have large gate capacitance, substantial drive current is needed.

To protect against excessive current demand upon the MOSFETs the two 0.5 ohm current sensing resistors feed back a signal which turns on 050 and 053 if the current reaches a preset limit.

To keep a standing current in the MOSFETs in the absence of drive (for no feedback system can work if there is no gain) the 5 k potentiometer is adjusted to drive the current mirrors 047-48 and 055-56 at the correct level.

Catching diodes are provided on the MOSFET gates, and also on the drains, to guard against inductive effects from the load. Note that voltage waveforms measured in the amplifier will, in general, have more spikes than the input voltage and output current signals, because of the inductive load. A 27 pF capacitor across the load gives high frequency stability.

Waveforms for a display with one simple waveform and a grid are shown in <1.2.8.2>, in which the top part of the diagram shows what appears on the screen, while the middle two sections show signals obtained by probing with a second 9400 DSO, Y deflection above, and X deflection below. At the bottom the Z signal is included; it goes more negative to increase brightness.

From right to left can be seen the X and Y waveforms which produce:

horizontal grid lines, vertical grid lines, various small features, the displayed waveform.

- final anode

1.2.9.1 Introduction

6.2.1

The CRT requires several power supplies at different voltages, for the cathode, the control grid, the electron gun, including focusing, and the final anode. These are all supplied by an oscillator based circuit on the 9400-2 board <1.2.9.1>.

The supplies are as follows:

- heater for cathode - cathode, from luminance circuit - grid, variable, - anode l - tocus electrode - tocus electrode - tocus electrode

The distribution and control of these supplies is described in (1.2.4) and (1.7), as well as in this section.

II KA DC

1.2.9.2 Oscillator

The oscillator which drives the EHT generator is 3524 single chip device which is timed by an RC time constant, connected at pins RT and CT of the 3524. The RC voltage is sensed by a comparator, whose reference is derived from an error amplifier, the shutdown control being unused in this application.

In uncontrolled free running oscillation the device would generate pulse at the transistors SA and SB, with a half cycle difference; in this application they are wire ORed so that the effective output frequency is doubled. The duty cycle of these pulses is a function of the comparator reference level.

In fact, the behavior of the oscillator is considerably modified by the various feedback loops provided. These are described in the next section.

TOP VIEW (COMPONENT SIDE)

CKL BOMEK SUPPLIES

This is the part at the bottom of the schematic. The SA+SB output drives the complementary emitter follower pair, 062-63, to give the current drive to the MOSFET F5, which although in principle a voltage driven device, has a large interelectrode capacitance which requires current if a fast risetime is needed. The saturated transformer allows a current ramp in the MOSFET, which is suddenly transformer off by 063. The stored energy is used at the secondary to drive turned off by 063. The stored energy is used at the secondary to drive the following:

- BG1895 multiplier to generate final anode voltage
- LM60 and reservoir to generate 600 V
- V 00 starset to generate 60 V

The SB360 in the FET drain path prevents the built-in reverse protection diode of the FET from damping the oscillation of the transformer after one half cycle. The oscillation would in fact continue for several cycles, but for the way the feedback comes into

1.2.9.4 Feedback Controls

play.

Feedback from B on the transformer, via a long tail pair eventually reaches a 2N5770, which discharges the timing capacitor at pin CT, prematurely ending the timing cycle.

- +SENSE input of the oscillator, to control current limit.
- Feedback from UF, the multiplier input, to the inverting input of the error amplifier, gives stabilization of the EHT voltage, since the impedance of the multiplier is low relative to that of the CRT. If the current demand of the CRT is raised or lowered because the brightness controls are adjusted, or because the complexity of the image is changed, the UF voltage trips the comparator at a different time, altering the duty cycle at SA+SB.

Table of Contents

There are two types of ADC boards in the 9400 and 9400A oscilloscopes as follows:

9400-3 boards: in 9400s with serial numbers up to about 87200 (October 87),

9400-3A boards: in 9400s with serial numbers above about 87200 (October 87 and in all 9400A oscilloscopes.

This chapter was written for the 9400-3 board: for the 9400-3A, some supplementary sections are included. See Figures 1.3.1A and 1.3.2A.

The two boards are interchangeable, (with one minor modification described below), because the timings of the 9400-3A have been made to emulate those of the 9400-3, even though the ADC circuits are completely different.

Memory Array and Readout Buffers	01.8.1	1.3.10
Memory Control and Direct ADC Read	6.E.1	6.E.I
Multiplexing into the RAMs	8.E.1	8.5.1
Frequency Reduction and ECL to TTL	A7.E.I	7.8.1
Single-rank Flash ADC	A4.8.1	
Second-rank ADC and Rank Merging		9.E.1
First-rank ADC		₹.6.1
Dual-rank ADC, Functional Outline		7.5.I
Track-and-hold	£.E.1	ε.ε.1
Clock Management	AS.E.1	1.3.2
Functional Outline	1.8.1	1.8.1

In order to increase the bandwidth for the Model 9400A, the gain on the 9400-3A ADC board is slightly decreased (ECO 1004 for the 9400-3A board). For this, the feedback resistor between pin 18 and pin 8 of the HSH202 is changed from 1 kQ to 910 Q. This loss of gain is compensated for at the HVV output (pin 22) by replacing the 43 Q resistor to 39 Q for at the HVV output (bin 22) as the HVV output (ECO 1016 for the 9400-1 main board). The resistor R at the HVV output defines the gain between the front-end and the ADC as:


gain between front-end and ADC =
$$\frac{R}{A}$$

In addition, HVV at ECO 1003 has to be used on 9400-1 at ECO 1016. Therefore, be careful not to mix these ECOs between the 9400, the old with the 9400-3 and the new with the 9400-3, and the 9400A. The possible configurations are listed below:

9400-1 at ECO 1016 with 39 g at HVV output HVV at ECO 1003 9400-3A at ECO 1004 with 910 g S/H feedback	∀0076
9400-1 at ECO 1015 with 43 g at HVV output 9400-3A at ECO 1003 with 1 kg S/H feedback	
ЯО	
9400-1 at ECO 1006 with 910 Q at HVV output HVV at ECO 1003.	AE-0040 wen ditw 0040
9400-1 at ECO 1015 with 43 g at HVV output.	8-0046 blo ditw 0046

configurations above, make sure that:

- the overall gain (front-end + ADC) is within limits. Check this by using the internal test "gain curves" for all sensitivities and BW ON and OFF. See the internal tests, Section 3.1.7. The overall gain for all sensitivities can be readjusted by changing the resistor at the HVV output.
- the HF overshoot is within limits, see adjustment 2.4.3.4. If the feedback resistor on the ADC board is changed, the capacitor parallel to it MUST be readjusted.



BLOCK DIAGRAM OF 9400-3 ADC BOARDS Figure 1.3.1.1

Each DSO contains two of these boards, one for each analog input channel. The functions of these boards are to:

- Track and Hold analog data from preamplifiers
- Convert held samples to 8-bit words
- Write 8-bit words into 32K RAM at current address
- Hold digital data in RAM until required
- Read 32K RAM and send data to processor

1.3.1 Functional Outline of the 9400-3

The main functions of the ADC boards are shown in <1.3.1.1> and they will be described in a progression from the analog input to the memory output to the bus. It will be seen from the schematic (8.3) that there are many preset controls on the ADC boards. These must not be adjusted in the field; each one requires calibration using LeCroy test gear designed for this board. Furthermore, changing hybrids and other parts at the front-end of these boards will also create a need for recalibration.

The 9400-3 boards are controlled by the 9400-4 board, which sends clock signals, control signals, and addresses to the 9400-3. There are two groups of clock signals, the fast clock, CK, which is always 50 MHz or 100 MHz, which governs the track hold and ADC, and the memory writing clock, CKR, which with SYNC, runs at a wide range of frequencies to accommodate the many different time-base settings of the 9400. Thus at all but the fastest time-base settings, the 9400-3 makes many more samples than are actually used by the DSO.

Because, at many of the faster settings, the static RAMs cannot keep up with the supply of samples, the data are multiplexed, at first into two streams, then into 16, so that each memory IC is exercised relatively infrequently. The data are buffered into the 9400-1 in two ways. In normal mode the data would be written into the static RAMs during an acquisition, and read out afterwards. In roll mode, which is employed at the very slowest time-base settings, the data are sent straight to the 9400-1 board for processing on to the display.

A table relating clock rates to time base settings will be found in

The analog sections of the 9400-3 board use three lines of the clock bus, <1.3.2.1> pins 2 and 3, CK, which are anti-phase 100 MHz or 50 MHz signals, and pin 5, RATE, which is a level which is high for 100 MHz, low for 50 MHz. All the clock bus signals are generated on the 9400-4 <1.4.6.1>.

ECL line receivers Al transmit the clock to the HSH202 sample-and-hold via the long tail pair 03-4. There are four preset adjustments associated with this circuit:

- Pl Adjustment of track hold ratio


5a -5a -


1-5 pF These three adjustments are tuned up during manufacture to minimize two unwanted effects in the sample-and-hold circuits. These are:

Recovery spikes, which are glitches that could appear in the analog output as a result of digital breakthrough at the transitions

Track hold step, an unwanted level shift that can occur between the track phase and the hold phase.

The clock also goes to 0.2, which is saturated, and acts as a level shifting diode, and 0.1, an emitter follower to drive the 7.5 0.0 delay line which is needed to time the functions of the dual-rank ADC. The RATE level at AD is used to select the clock rate to the second-rank ADC B6.





The CK bi-phase clock from the clock bus, pins 2 and 3, drives three circuits -

- The sample-and-hold hybrid, A4, a HSH 202
- The 8-bit flash ADC, C6, a HADC7720
- The digital delay, B2, B3, C3, C4, C5

The ADC is clocked at either 100 MHz or 50 MHz depending on the time-base setting. The clock-bus line RATE, pin 5, is high for 100 MHz and low for 50 MHz. All signals on the clock bus originate on the 9400-4

ECL line receivers transmit the clock to the HSH202 via the long-tail pair 05, 06. There are four preset controls in this part of the board -

- 1-5 pF $\}$ These three controls are tuned during manufacture to 1-5 pF $\}$ minimize track-and-hold problems

The clock also drives the delay line A2, from which A3 produces a clock for the ADC, and a clock for the delay circuits. The ADC clock is timed to clock the ADC correctly with respect to the sample-and-hold.

The ADC clock is unbalanced and has a duty cycle of about 60%. The extra time between the "hold" and the "decode" enables the digital values to settle with sufficient reliability so that fliers are not a problem.


E4 -

These functions are based on the HSH2O2 hybrid which was developed at LeCroy SA. The circuit <1.3.3.1> contains an accurate amplifier with high gain, and a gate/hold function. In the track function, the device acts as an amplifier with two outputs, one used to feed the ADCs, (pin 15) and the other for feedback, via the compensation trim RC network. There are two presets for the HSH2O2, neither of which is field adjustable without the special test gear for the 9400-3 board. The presets are:

Hold rise/droop adjustment. At the correct setting, the output voltage neither drifts up nor drifts down during the hold phase.

- 0.5-2.5 pF Amplifier compensation, set to give maximum bandwidth without undue overshoot on step responses.

phase and the hold phase. The transitions between the track track inputs are used to make the tracking the hold phase.



TRACK AND HOLD SCHEMATIC AND BLOCK DIACRAM

Figure 1.3.3.1


The 9400 uses dual-rank ADCs in the 9400-3 ADC boards, because the manufacture of a sufficiently fast and accurate ADC by other methods is impracticable. The successive approximation method is too slow, while an 8-bit flash ADC would require 255 fast comparators, as well as 255 accurate levels and a fast encoder to encode the result on to eight lines.


The dual-rank system is a compromise which takes advantage of the speed of the flash method, while restricting the size of each rank to a manageable level. The principle is shown in <1.3.4.1>, and although it manageable level, its accurate implementation at high signal and sampling frequencies is far from easy.

The basic idea is to make a fast coarse conversion of the data, and then to reconvert the result with a DAC, the output of which is subtracted from the original signal to make the input for the second rank, which does the fine scale conversion. Finally, all the bits can be latched into a register. The 9400 uses a slightly more complicated system, merging a 3-bit ADC with a 6-bit ADC to make an 8-bit result (1.3.6); the redundancy allowing the use of a technique which greatly reduces the chance of large glitches ("fliers") at rank boundaries, reduces the chance of large glitches ("fliers") at rank boundaries, namely, to make the range of the second ADC twice one step of the first first sank ADC is passed on to the reference inputs of the second, so first came and the reduced of making it equal. Furthermore, the step size of the first came and the result can be made.

The function of the system can be understood by considering a simple example, a ramp input to the ADC. The first rank produces a coarse staircase waveform, which when subtracted from the input produces a set of smaller ramps from which the second rank makes the LSBs. The original and subtracted signals are shown in <1.3.5.3>.

in the text. system used in the 9400. The functions of the 3+6 system are explained For simplicity a 4+4 dual-rank ADC is shown here, rather than the 3+6=8





PRINCIPLE OF DUAL-RANK ADC

Figure 1.3.4.1

1.3.4A

The replacement of the dual-rank ADC by a single flash ADC simplifies the board significantly and eliminates several trims and numerous parts.


The current source 04 shifts the output (\pm 800 mV) of HSH before going to buffer 03/02, by - 800 mV, as required by HADC 77200 which has its upper reference at ground.

Trim P2 is for the adjustment of the ADC gain or range, respectively.

As the time delay through the single-rank ADC is less than that through the old dual-rank ADC, the digital delay B2 - C5 is used to bring the resulting signal into the correct timing for the next part of the circuit, so that the 9400-3 and 9400-3A boards can be interchanged.


1.3.5.1 Introduction

This is a hybrid developed at LeCroy for the 9400. A simplified block diagram is shown in <1.3.5.1>, and the schematic of the HADAC and support circuits is shown in <1.3.5.2>. The analog signal from the hold hybrid enters at pin 31 and is flash converted by a 3-bit ADC, hybrid enters at pin 31 and is flash converted by a 3-bit ADC, effectively to eight levels, seven of which are encoded into three digital bits which will become the three most significant bits of the tinal ADC output. The data are reconverted to analog in the usual dual final ADC output. The data are reconverted from the delay cable, being physically small, to encompass hold hybrid. The delay cable, being physically small, to encompass in a small volume, has not quite the desired response at the highest frequencies, and a simple compensation network follows it. The result of the subtraction goes to the second-rank flash ADC.



HADAC BLOCK DIAGRAM


Figure 1.3.5.1



FIRST-RANK ADC AND SUPPORT CIRCUITS

Figure 1.3.5.2

This diagram shows the result of a moderate overdrive of the HADACC with a ramp waveform. The lower trace is the output of the HSDACC. The signal trequency was about 1 kHz.



OUTPUTS OF HSH202 AND HADACG

Figure 1.3.5.3

The support circuits and preset adjustments are as follows:

- First-rank discriminator range

The discriminators of a dual-rank ADC can be thought of as being specified by levels set by a precision resistor chain, supplied from pins 1 and 32 of the HADAC. One op-amp of the LM324 quad, D4, with the two presets, P2,P7, sets the range and offset of the divider the two presets, P2,P7, sets the range and offset of the divider chain.

- CJock

This enters from the delay line, at pin 4.

- DACStep

An interesting feature of the HADACG is that one level is not used in the decoding tree - instead it is used to set the size of step needed by the second rank, using the network of three op-amps D4, LM324, and the preset P9. The digital output of the HADACG goes through the D-type flip-flops C3,C4,D3,D4, which latch them through with the right timing for addition with the second-rank bits.


The presets in this part of the board are to be adjusted only if the special test gear for the 9400-3 board is used.

There is little to say about this fairly standard ADC circuit, except the interesting way in which it is used in the LeCroy 9400. The combination of a 6-bit ADC with a 3-bit ADC is not only an interesting problem, but also an opportunity to use the redundancy to improve the performance of the system, for example to prevent the appearance of the system, for example to prevent the appearance of the system, for example to prevent the appearance of the system, for example to prevent the appearance of the system, for example to prevent the appearance of the system, for example to prevent the appearance of the system, for example to prevent the spearance of the system; from the HADAC output from the HADACC is set at half the span of the HADAC output will not show as ADC bit errors, since the second-rank ADC will digitize that same range again. The two ranks finally come together in the exclusive ORs B2-3, which are all set at 1's in the event of overflow by the output from B4 pin 3. All these exclusive ORs event of overflow by the output from B4 pin 3. All these exclusive ORs event of overflow for test purposes, so that signals can be injected can be disabled for test purposes, so that signals can be injected after the latches C1 and C2.

At the outputs of B2,B3 the eight bits appear together as a complete set for the first time, and are latched at Cl and C2 to provide a stable set of data for further processing.

The remainder of the 9400-3 board is devoted to multiplexing the data into the relatively slow banks of 6116 static RAM.


The schematic also shows the local voltage regulators on the 9400-3.



SECOND-KANK ADC AND RANK MERGING

Figure 1.3.6.1


The data appear at the outputs of Cl and C2 at a rate of 50 MHz or 100 MHz, depending on the settings of the 9400. The rate is halved by the next circuit, to enable further processing to be done in TTL. $\langle 1.3.7.1 \rangle$ The flip-flops Dl and D2 are clocked on alternate cycles only, so that the bank of flip-flops, E2-4, contains at any time two sets of data, from two consecutive samples. The pairs of samples are converted to TTL by the ECL-to-TTL converters F2-5.



FREQUENCY REDUCTION AND ECL-TO-TTL

Figure 1.3.7.1

From this point on the two types of board are functionally identical, but note that the analog disable function becomes ICs Cl and C2, and the ECL to TTL function is now labeled D1 to D2, see Figure 1.3.7A.



9400-3A Frequency Reduction and ECL to TTL

Al. 7. E. I saugia

The next step is to multiplex the data so as to present them to the 6116 static RAMs at an acceptable rate. The shift register El <1.3.9.1> clocked by CKR and provided with data by SYNC, produces four address lines which Fl converts to TTL. The buffers are use in the order:

the the OE lines of the static RAMs.

These multiplexers feed the static RAMs and also a set of eight buffers which are connected to the buffered 68000 data bus BD <1.3.9.1>.

The relationship of CKR and SYNC is shown in <1.3.8.2>.

1.3.9 Memory Control and Direct ADC Read

The eight data streams from the multiplexer branch into two routes $\langle 1.3.9.1 \rangle$, one to the static RAMs on the 9400-3 (1.3.10), and the other to the eight 74LS240 octal buffers, G5-N4, which in turn feed the two buffers L6 and M6, in the roll mode of the 9400, in which the ADC data are transferred directly to the 9400-1 BD bus (1.1.10) (1.1.11).

The eight buffers are always used for data transfer, either from the multiplexer in roll mode, or from the static RAMs in normal mode.

The output enables, OE, of the multiplexer, are controlled by the ACO signal from the 9400-4 <1.3.9.1>, and the OE lines of the static RAMs, so that the multiplexer outputs data when the RAMs do not.

The 3-bit address word BA from the 9400-1 is decoded by F12 to eight lines, each of which enables one data stream. The order of the streams is shown in the diagrams.

The other control lines from the 9400-1 have the following functions:


```
Nbber byte select
                                                     BNDS
        (4.1.1.1)
                                                     BTD2
                                 rower byte select
        (4.1.1.1)
DC level - high for Channel 2 - low for Channel 1
                                                       ΧX
DC level - high for Channel 1 - low for Channel 2
                                                       XX
                                                      SAA
                                    Address strobe
                                 Write read select
                                                      BMK
          From address space bank decoder (1.1.5)
                                                      BK6
                                                     BKAS
                       Buffered row address select
```

XX and YY are used with BLDS and BUDS to direct the data from DSO Channels 1 and 2 to the low and high byte addresses respectively, of the 68000 memory. This means that the two ADCs can be read simultaneously if necessary.


The digitized data from the ADCs are written into two banks of eight 6116 static RAMs, the 6116 being a 2 kbyte memory <1.3.9.1>. The write enable signals are derived from G6, while the output enables are derived from the 9400-4 ACQ <1.4.15.1>. The ACQ signal and the two OE signals go to F13 <1.3.9.1>, which drives the OE of the memories are are multiplexers (1.3.8). In roll mode, the OE of the memories are disabled, and the data go straight from the multiplexer to the data buffers, while in normal mode, the OE of the memories are enabled for data transfer from them to the 9400-1.


The addressing mode of the static RAMs is controlled by ACO, via the three 74LS157 data selectors G7 H7 F14. During an acquisition the address lines of the RAMs are derived from the TA bus of the 9400-4 <1.4.15.1>, while at other times the addressing is from the 68000 BA

The selection between the two banks of eight RAMs is made by WI and W2, which control the write enables directly, and clock the 74F378 hex flip-flops via F10, in conjunction with BK6, BWR, and BAS.




ZINC (Spove) AND CKR SIGNALS ON CLOCK BUS





\$1001 003 8 10 \$ 13345






Table of Contents

Power Supplies	61.4.1
End Address Register	81.4.1
Selector Driver	71.4.I
Address Counter	91.4.1
Address and Select Register	SI.A.I
Memory Writing Controls	41.4.I
Realtime TDC (RTTDC)	£1.4.1
Interpolation TDC (ITDC)	21.4.1
A Delay and B Delay in Pre-trigger Mode	II.A.I
A Delay and B Delay in Post-trigger Mode	01.4.1
Busy Command	6.4.I
Trigger System	8.4.1
Interrupt Control	7.4.1
Frequency Dividers and Clock Bus	9.4.1
Clock Generator	Z.4.I
Command Register	ታ ታ ፣ ፒ
Function Decoder	£.4.I
Bus Driver	2.4.1
Introduction	1.4.1

BFOCK DIAGRAM OF THE 9400-4 TDC BOARD

Figure 1.4.1.1

.4-0046 operations. A block diagram <1.4.1.1> shows the functions of the addressing associated with post-trigger and pre-trigger internal clock. It also contains the systems for managing the ADC ADCs (1.3) and to time the external trigger with respect to the The 9400-4 contains the precision timing circuits needed to clock the

The main functions may be tabulated as follows:


- 100 MHz clock generator
- Clock management
- Clock distribution to:
- ADC track-and-hold
- ADC data latches ADC first and second ranks
- ADC multiplexers
- Vтотет DUA
- ADC memory address control
- Finding the trigger time relative to the sampling clock
- Finding the time to the next ADC write clock pulse
- Writing to ADC memory
- Loading end address of writing
- Trigger management

. SDIE od DUA which carries the fast synchronizing pulses needed for the two 9400-3 <5.0.2>, and carries a small bus, the 9400-8, at its top front corner, The 9400-4 is fitted in the right-most slot of the 9400-1 main board

acquisition is terminated. long, so that the memory may be overwritten many times before the was written. Note that in the post-trigger mode, the delay may be very loads the end address register with the last ADC memory address which recommencing at address 0. The 9400-4 at the end of an acquisition, writing or reading can continue past the end of the memory by may be useful to consider the memories as circular buffers in which As an aid to understanding the functions of the 9400-4 and 9400-3 it

9400-1 to read the ADC memory. and is then the determining event for making the system ready for the conversion can be still in progress after the acquisition is all over, the measurement and conversion times of the ITDC; Wi or W., using the RealTime TDC (RTTDC). Distinguish carefully necessary to measure a further time, to the next available memory write time between this trigger and the next 100 MHz clock pulse. It is then to a trigger, and then, using the Interpolation TDC (ITDC), measure the In order for the TDC board to control the acquisitions, it must respond

example whether normal or roll, and pre- or post-trigger. The sequence of events for an acquisition depends on the mode, tor



The 9400-4 is interfaced to the BDO-15 data bus by the two 74LS245 octal tri-state transceivers A8, B8, controlled by PRI (1.1.6) to the enable pin <1.4.2.1>, RF3 (1.4.6) and BRW (1.1.10) controlling direction.

reset

```
The function decoder, based on a 74LS138 3-to-8 line decoder, C8, holds the current command to the 9400-4 board <1.4.3.1>. The eight functions comprise four for writing and four for reading:
```

```
acquisition
                                    dola
                                          RF3
                                   reset
             (7.1.1) (7.4.1) SINI
         address counter (1.4.16)
    stop address from ADC memory
                                    read
                                          KE5
                   RTTDC (1.4.13)
                                    read
                                          KLI
  ITDC (1.4.12) and 4 state bits
                                    read
                                          BEO
                start acquisition
         B Delay counter (1.4.10)
                                     Josq
                                          ME3
                    general reset
         A Delay counter (1.4.10)
                                     Josq
                                          MES
                                    Josq
the ADC address register (1.4.14)
                                          MEI
     the command register (1.4.4)
                                    load
                                          MEO
```

poth TDCs

2 10 1 1 1 a 2 4 S Eco: 1002 ह । व 521 57 8 F S 5 RF1 ٥L IDIYCK 86157 धनम LL 20 71 । ४व ME 3 80 ¥ 148 MES 13 8 519 **278** WF 1 71 7 C 51 P BKM 51 MER

ENACTION DECODER

100 MHz sampling track-and-hold and flash ADC select sampling rate - for the 9400-3 FА zones near Tmin and Tmax random activation in the ITDC time select internal trigger source, tor ΙI 9400-1 EXI' INI' FINE (1.1.32) select external trigger source, i.e., from ELdelays (1.4.1) (1.4.11) controls mode of use of A and B for pre-trigger Ι PRTfor post-trigger 0 PRT trigger mode: TЯЧ during acquisition enable INT5 for Roll mode when 8 bytes of ADC data are ready read interrupt IЯ acquisition AND ITDC (1.4.12) has completed conversion INTS when ADC memories are full after end of enable end interrupt EI functions are: B5, forming the command register <1.4.4.1>. The commands and their 16 bit bus BO-15 is latched in the 74LS273 octal D-type flip-flops

- 1 50 MHz sampling


D select FS, FT and FM clock rrequencies derived from 100 MHz clock

- DO-1 control binary division (1.4.6) - D2-4 control decimal division (1.4.6)

FS sampling frequency

FT counting frequency of RTTDC (1.4.13)
PT 1/FT

PM T/FM Frequency of memory writing



COMMAND REGISTER

faster

the correct mode at power up. that the oscillator locks into

during manufacture to ensure capacitor, which is adjusted confrot,


runs at 100 MHz. There is one

used. The clock generator, H8, are relatively slow, TTL is circuits: for the parts which

<I.2.4.I>

parts of the

The clock generator and the



CLOCK GENERATOR

Figure 1.4.5.1

memories (1.3). The 50/100 Ms/s selection is made by FA (1.4.4). time base periods, only a fraction of the samples are sent to the ADC all other settings. No other rates are employed by the ADCs; for longer set at 100 Ms/s for the fastest time base speeds, and at 50 Ms/s for master clock track on the 9400-4. The sampling rate of the ADCs can be boards. The second driver, using T2, is heavily loaded by the long drives the clock bus, sending synchronizing pulses to the 9400-3 ADC The oscillator feeds two drivers, one of which, J2 and Kl <1.4.6.1>,


LLIW.

ECF

стоск

В

əsn



DIAIDEE CHEIN END CLOCK BUS

Figure 1.4.6.1

Although the sampling rate of the ADCs takes only two values, because of the immen: e difficulties of optimizing all the ADC functions over a wide frequency range, the rate of writing to the ADC memories on the 9400-3 (1.3.9-10) can take many different values, corresponding to the time base settings.

The fast part of the divider chain, H7, is clocked at 100 MHz by the master clock. H7 is a binary counter whose division ratio can be set by the parallel inputs PO-2, using the lines DO-1 (1.4.4), to 1, 2, 4 or 8. H6 is a decade counter, and H4 a divide by 8.

Decades from 100 to 1000000 are made at the $\gamma 4 LS160$ synchronous decade counters F1-5, selected by F6, a $\gamma 4 LS151$ l-of-8 data selector/MUX, and F7, a $\gamma 4 LS153$ dual 4-to-1 line selector/MUX, from the D2-4 lines (1.4.4), driving A,B, C(0) of F6 F7.

The divider circuit also provides the signals CKR and SYNC on the clock bus, which are used in the 9400-3 (1.3.7-8).

The relationships between the various clock frequencies is as follows (1.4.4 D):

CK 50 MHz or 100 MHz, the frequency of sampling at the front end of the 9400-3.

CKR Memory writing clock, which can run at many different rates. There are eight buffers on the office of the sation of the sation of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and one memory is used at each transition of the buffer and the buffer a

CKR, so that FM, the ADC memory writing frequency, is 1/4 CKR.

SXAC

Pulse train at FM <1.3.8.2>.

The 9400-4 board uses the fifth of the seven interrupt levels of the $68000 \ (1.1.7)$; the INT line <1.4.7.1> of the 9400-4 is connected to the INTS line <1.1.7.1>.


If EI=1, i.e., in normal mode and not roll mode, the 74LS393 4 binary counter D3 is clocked when ACQ goes low - when:

- Acquisition is complete
- AND ITDC conversion has been completed (1.4.12)

The 9400-1 can then read the ADC memory.

D3 clear is controlled by EI, depending on the current mode (1.4.4), or RF2 and general reset (1.4.3).

If RI=1, i.e., roll mode, the 74F74 D-type flip-flop E3 is clocked when FM goes high (frequency of memory writing), to instruct the 9400-1 to read one set of eight bytes from the 9400-3 (1.3.9). RF2 and general reset clears E3.



INTERRUPT CONTROLLER

Triggering can be accomplished in two ways:


- Externally, from outside the 9400-4, using signals NEG IN and POS IN from the 9400-1 (1.1.32). This is the normal mode of triggering.
- Internally, from within the 9400-4. This mode is employed when calibration of the system is done.

Triggering is controlled by the commands ET and IT (1.4.4) in conjunction with the ready line E3 pin 9 <1.4.8.1>, which comes from pin 4 of D2 <1.4.10.1>, a 74LS157 2-to-1 line selector, the two inputs of which are derived from the BUSY line and the zero output of the A delay <1.4.10>. The selection is made by PRT (1.4.4), depending on whether pre- or post-trigger mode is required.

For external triggering the NEG IN and POS IN signals are buffered by K8 to the flip-flop K6, and to the delay K7, feeding the flip-flops K6, a system which overcomes the aliasing problem when the timing of the trigger and the enable coincide at K6. The signal then goes to K5 pin 5. The non-inverting output of K5 starts the ITDC, while the other output goes to the stop flip-flop K4 data, clocked by the 100 MHz master clock. At J4 pin 10 a jitter of Z5 ns is introduced for use with master clock. At J4 pin 10 a jitter of Z5 ns is introduced for use with

For internal triggering the enable from G1 feeds the flip-flops K3 which are clocked by the 100 MHz clock. Between K3 and J4 pins 4,5 is the Test delay adjust (2.4.4), which is used to adjust precisely the timing of the signal to the MVL407 I4. A jitter of 600 ps is introduced at pin 10 of the MVL407, and when the timing is precisely adjusted, the ITDC will count either 10 ns or 20 ns, which are its two extreme values, and this will show as two narrow peaks in a special test distribution in the DSO internal software <3.1.6.1>. Any error will distribution in the DSO internal software <3.1.6.1>. Any error will aske one peak wider than the point where K4 is enabled exactly at the clock transition. The point is that K4 will flip a whole clock period clock transition. The point is that C1 will flip a whole clock period clock transition. The point is that C2 will flip a whole clock period clock transition. The point is that C2 will flip a whole clock period clock transition. The point is that C2 will flip a whole clock period clock transition.

The selection of internal or external source is made by ET and IT at Gl in conjunction with the Ready line RY.



(8)047

20661 3 01 J Eco: 1002

Figure 1.4.8.1

The presence of a level on the Busy line, at E2 pin 9 < 1.4.10.1), shows that an acquisition is in progress, and that the ADC memories are being filled with digitized data.

E2 is clocked from G5 pin 4, at FM, the frequency of memory writing <1.4.6.1>, and gets data from E2 pin 5, EN, clocked by WF3 (1.4.3).

1.4.10 A and B delay in Post-trigger Mode, PRT=0

The A and B counters $\langle 1.4.10.1 \rangle$ are both based on sets of three 74LS191 synchronous up/down counters, used in count down mode. The data are loaded from the 16 bit B bus $\langle 1.4.2.1 \rangle$ which is buffered to the 68000 BD bus (1.1.10).

In post-trigger mode, all the data are to be acquired after the trigger, and to obtain long post-trigger delays, the A and B delays are coupled together to give a large dynamic range.

After the receipt of WP3, and which loads data into the B delay (1.4.3) the trigger is freed for receipt of an input. When a trigger is detected, the acquisition starts, and AB start to count down; when zero is reached, the acquisition is complete.


The value loaded in the AB counter must not be less than the length, 32 K, of the ADC memory, otherwise there would not be a complete set of post-trigger data in the memory.

In post-trigger mode, upon receipt of WF3, ACO is set, followed by Busy, B, on the next clock pulse, and Ready, RD, on the next after that. When the next trigger arrives, the ITDC and RTTDC are activated (1.4.12-13), and then the AB delay is started. At the end of this delay, the acquisition stops.

1.4.11 A and B Delays in Pre-trigger Mode, PRT=1

In this mode, counter A holds the pre-trigger value, and functions as a hold off, while counter B holds the post-trigger value. Clearly the sum of the A and B data must be equal to the length, 32 K, of the ADC memories.

In pre-trigger mode, WF3 initiates an acquisition, at which time ACQ is set. The Busy, B, is set on the next clock pulse, and the A delay starts to count down. At the end of the A delay, Ready, RD, is set, and a trigger is now acceptable. When it arrives, the ITDC and RTTDC are used as described in (1.4.12-13) and the B delay begins. At the end of the B delay the acquisition stops.



SOO! 003 4 10 7 10045

A DELAY AND B DELAY

A 1.01.4.1 91ugia

This circuit <1.4.12.1> has the delicate task of timing the trigger with respect to the clock of the 9400-4, with sufficient accuracy to allow the creation of meaningful interleaved samples at an effective frequency of 5 GHz.


The circuit is based on the charging and discharging of a capacitor by means of an accurate constant current source and sink. By making the discharge current, small time intervals generate much larger ones which are relatively easy to measure. The counting time is so long that the ITDC may not be free when an acquisition is in other respects complete.

The measuring period is started by K6 pin 2 or I4 pin 12 and stopped by K4 pin 15. The counting period then begins, during which the counter (see below) is in operation.

The charging current is supplied by a source based on T8 and 16, the current being defined by a 227 ohm resistor. The discharge is done by T5, which with I5 forms a second constant current device. The more powerful source can be switched by K5, which uses T7 to take all the current from T8, instead of letting it pass through T6 from the 180 pF current from T8, instead of letting it pass through T6 from the 180 pF capacitor.

The capacitor potential is detected by the top section of I4, a LeCroy MVL407 discriminator, which sends data to the ECL flip-flop I2, via the lower part of I4. The arrival time of the data at I2 therefore gives a magnified representation of the original period during which the capacitor was charged.

The MVL407 supplies data to flip-flop I2, which enables the 10016 ECL binary counter H3, counting the fast LSBs, and buffered by the ECL-TTL converter G3, and the 74LS393 dual 4 bit binary counter D4, which is buffered to the B bus (1.4.2) by the two 74LS373 octal D-type latches



INTERPOLATION TDC (ITDC)

.E niq writing clock pulse. It is started by K4 pin 14, and is stopped by 12 ITDC (1.4.12) measuring period, and the next W1 or W2 ADC memory The RTTDC counts, at the frequency FT, the time between the end of the

counters D3, C3, for the slower bits, buffered to the B bus by the converter G2, for the fast LSBs, and the two 74LS393 dual 4 bit binary This TDC employs the ECL binary counter H2, buffered by the ECL-TTL

74LS244 octal buffers B3, A3.

ADC Memory Writing Controls **ታፒ** ፡ ታ ፡ ፒ

DDA -

seen on the block diagram <1.4.1.1> and in <1.4.15.1>. writing (End address), writing rate, CKR, etc. These functions can be be written which keeps track of the current address, address to stop The ADC memories (1.3.10) are addressed by the 9400-4, when data are to


In addition to the address lines, the 9400-4 sends:

write enable 6116 bank 2 on 9400-3 (1.3.9) MS write enable 6116 bank 1 on 9400-3 (1.3.9) TM

write enable of 9400-3 ADC memories

first and second ADC memory bank respectively. Wi and W2 are used to send alternate batches of eight bytes to the

See (1.3.9-10) for subsequent processing of these lines.



VDC WEWORK AKILING CONLKOFS

1.4.15 Address and Select Register

This is the pair of 74LS273 octal D-type flip-flops, A6 B6, clocked by WF1 (1.4.3), A6 selecting the address for segmentation of the ADC memory, and B6 selecting the address.

1.4.16 Address Counter

This is the set of three 74LS161 4 bit counters D-F8, clocked by G5 pin 4 (1.4.6) at the frequency FM/2.

1.4.17.1 ADC Memory Address Selector Driver

This circuit (D-E)(6-7) uses two pairs of buffers, 74LS125 and 74LS126, with opposite enable polarities, to select data from the address counter, D8 - F8, or from the Address and select register, A6.

1.4.18 End Address Register


The $\,$ end address register is used at the end of an acquisition to store the ADC memory address at which writing stopped.

This register (END ADD REG) uses two 74LS374 octal D-type flip-flops, A-B7, whose outputs to the B bus are controlled by RF2; they are clocked by the end of enable from E2 pin 8 <1.4.10.1>.

1.4.19 Power Supplies

The 9400-4 takes the standard 9400 power lines from the slot, and also creates its own stabilized +12 V and -12 V supplies <1.4.19.1> for the precison analog circuits. These supplies use the SG4501 tracking regulator.

IDC BOMEK SUPPLIES



These diagrams show timings of the main functions of the 9400-4 for the

- showing 9400-4 functions:
- <!.4.20.1> 100 Ms/s post-trigger mode
- <1.4.20.2> 100 Ms/s pre-trigger mode
- showing clock, sync and memory timings:
- cl. 4.20.3> 100 Ms/s post-trigger mode
 cl. 4.20.3
- <1.4.20.4>
 As pre-trigger mode
- showing ADC memory addressing and loading:

1.5 9400-5 Front Panel Board

Table of Contents

LED Indicators	5.2.1	
Rotary Switches	4.2.I	
Push Button Switches	£.2.1	
Potentiometer Circuits	1.5.2	
noi	Introduct	1.2.1

1.5.1 Introduction

This board carries all the frequently used controls of the 9400 DSO. There are four main parts of the circuit <

:<I.1.2.I

- Potentiometers
- Push button switches
- concern (and)
- LED indicators


Note that the line power switch at the lower right corner of the front panel is not a part of this section: it is fed from the 9400-9B board on the rear panel (1.9). Section 1.5 should be read in conjunction with (1.1.21).


1.5.2 Potentiometer Circuit

The potentiometers <1.5.2.1> are supplied with DC levels NREF, 0 V, and PREF, +5 V, from the 9400-1 board (1.1.21.3), and not from the local power supplies, so that errors are not caused by voltages induced by currents in the rails. Those controls which are required to rotate continuously without limit have two potentiometers ganged in opposite orientation, so that at least one slider is always on its track. Each slider feeds one input of a DG508 eight-fold analog switch. The eight channels of a DG508 are scanned by FAI - FA3, with a dwell time of 1.8 ms, and the three ICs are addressed by the values 0, 1 and 2 of FA4 - FA5, the value 3 being used for the switches (1.5.3), so that the four ICs are scanned in the order C D E A.

The outputs of the three analog switches are wire ORed to ANO, which carries the multiplexed levels back to the ADC on the 9400-1 (1.1.21). Of the 24 available lines, five are used for the analog signals ANI38 - ANI46, which come from the frontend section of the 9400-1 (1.1.21.3).


The analog data stream at CDE pin 8 is shown in <1.5.2.2.2, which shows just over one complete set of data.






FRONT-PANEL + INPUT COUPLING LOGIC

CIRCUIT FOR POTENTIOMETERS






These are all normally open push-to-make switches, which, together with the rotary switches (1.5.4), form a matrix controlled by the 74LS138 3-to-8 line decoder A, which is addressed by FAI - FA3 with a dwell time of 1.8 ms per channel <1.5.3.1>. The resulting digital word on FD0 time of 1.8 ms per channel <1.5.3.1>. The resulting digital word on FD0 time of 1.8 ms per channel <1.5.3.1>.

The type of signal on the FD bus is shown in <1.5.3.2>, which shows at top, the repetition at about 46 ms intervals of the pull downs at the Y outputs of IC A, in this case by looking at FDO with the "TRACKING" and "EXPAND A" buttons pressed. The middle trace is FDO with the same two buttons pressed, to show that each matrix row is exercised for about 2.8 µsec, while the bottom trace shows the case of "TRACKING" only.


1.5.4 Rotary Switches

These are all 1-pole, 12-way switches, which are treated in the same way as the push button switches (1.5.3).


SWITCH CONTROL CIRCUIT



This diagram shows an example of a signal on the FD bus. The waveforms are all from FDO. The top one is for the case when both the "TRACKING" and "EXPAND A" buttons were pressed, showing the signal repeating every 46 ms, the next waveform is one pulse on an expanded scale, and the bottom one shows only the "TRACKING" button pressed, showing the dwell of 2.8 µsec per button.




TED CONTROL CIRCUIT



These are controlled <1.5.4.1> by a set of four serial-to-parallel shift registers, F to I, 74F164s, which are clocked by SCK, and fed with serial data by SIN, from the 9400-1 (1.1.21.2). The signals are sent only when any LED needs to be toggled, or when a frontend analog frontend. The LED data are in the second set of 32 bytes; the diagram frontend. The LED data are in the second set of 32 bytes; the diagram frontend. The LED data are in the second set of 32 bytes; the diagram only active when something is to be changed - during an acquisition this active when something is to be changed - during an acquisition this cannot be the case. To force a DSO to make the data, set it on this cannot be the case. To force a DSO to make the data, set it on this cannot be the read to look at the signals. Then another scope can be used to look at the signals.

Note that one series resistor is provided for any mutually exclusive group of LEDs. All the LEDs in any 9400 DSO are matched for color, except the two red overload lights. The LEDs are sorted into greenish-yellow, yellow, and orange-yellow, which are referred to as "green", "yellow" and "orange". The differences are small, but "macceptable when two different LEDs are placed in the same set on the



1.6.1 Introduction

This board has the sole function of controlling the GPIB interface; in 9400 DSO's with the WPOl option the GPIB interface shares a 9401-2 board with extra DRAM and a realtime clock.

A block diagram of the 9400-6 is given in <1.6.1.1>. The board is based on a dedicated microcomputer, a PD7210, which controls the following functions:

- 8 pit GbIB data bus
- 8 GPIB control lines
- 1-0049 of sud fid 8 -
- addressing from 9400-1
- control lines from 9400-1

1.6.1 Functions

Data are buffered $\langle 1.6.2.1 \rangle$ to the BD bus by the two $\rangle 4.5245$ octal bus transceivers, A4, B3, which can be coupled to the 8 bit bus of the microprocessor, or to the GPIB address buffer, C3, a $\rangle 4.5244$ octal buffer. The GPIB address switch is on the back panel.

The buffering of the GPIB lines is done by a 75160A for the 8 bit data, and a 75160A for the control lines.

The processor is addressed by BA1-3,5-6,14.

The processor generates a level 6 interrupt to the 9400-1 (1.1.7). A diagram of the GPIB connector is given in Chapter 4.

This board transmits the luminance signal (Z) from the 9400-2 display board to the cathode of the CRT, with the appropriate level shift and gain. The board also carries the parts which set the static electrode potentials for brilliance, initial acceleration and focusing.

Much of the circuitry on the 9400-7 is concerned with protection of the CRT. Other protection circuitry is present on the 9400-2 board.

This section should be read in conjunction with (1.2), which describes the 9400-2 display board.

A schematic of the 9400-7 board is given in <1.1.1.1

(Z) rearrance Transmission (Z)


The luminance signal (Z) comes from the 1-bar output of the DAC J3 (DAC 08), an 8 bit DAC, on the 9400-2 board. The signal drives the emitter of one of a pair of 2N5962, the other being part of the protection system. An in-phase voltage appears at the collector, to drive the complementary emitter follower which feeds the cathode. Note that the and pass through the EHT and HT supplies of the CRT emerge at the cathode, and pass through the 2N5087, to the point 2C, which feeds a signal back to the 9400-2 board, as part of the stabilization system. The arrows drawn on the data lines represent voltage changes corresponding to an increase in brightness.

1.7.2 Focus and Brightness

The focus of the tube is adjusted by means of the potential on G4 of the tube, using a 2 M potentiometer from 600 V to ground. The overall brilliance level is set by a 2 M potentiometer essentially from +15 V to -15 V, with intervening protection circuits.

1.7.3 Protection Circuitry

The function of these sections is to prevent, under all foreseeable circumstances, the occurrence of a beam current large enough to impair the function of the phosphor, or even to burn a mark on the screen. Present 9400 DSOs do NOT have a system to detect absence of scan current, so that it is imperative that the leads from the 9400-2 board to the deflection yoke NEVER be removed while EHT is applied to the CRT.



Situations which need to be considered are:

- Loss of +5 V supply
- ross of +15 V supply
- Loss of -l5 V supply
- Poss of two or more supplies
- Conditions during power up
 Conditions during power down

1.7.3.1 Loss of +5 V Line

This eventuality is covered by the 9400-2 board (1.2.5).

1.7.3.2 Loss of +15 V Supply

This is covered by the circuit shown in <1.7.1.B>. The upper 2N5962 is biased off. Should the +15 V supply fail, the lower 2N2962 would be cut off, allowing the upper one to turn on. The other half of the long-tail pair will cut off, killing the beam current.

1.7.3.3 Loss of -15 V Supply

In the event of the -15 V supply failing, both halves of the long-tail pair will lose their base pull downs, but the voltage drop in the two diodes <1.7.1.C>, given the small base current, will be larger than that of the 3 K resistor, and the beam current pass transistor will be cut off.

1.7.3.4 Loss of Two or More Supplies

The protection circuits will act in a fail-safe mode in any combination of failures.

1.7.3.5 Conditions During Power Up

The protection circuitry must act correctly during power on, but must not be so powerful that after this abnormal period the CRT is never allowed to turn on.

During power down one problem is that the cathode temperature falls quite slowly, and even though the electron emissivity is a strong function of the temperature, the grid cathode potential must be strictly controlled during this period. The 10 $\rm up$ capacitor <1.7.1.E> in the G1 brightness circuit controls the rate of change of the grid potential to prevent a surge in cathode current at power down.

The 9400-3s and the 9400-4<5.0.2><1.8.1>.

Its function is to distribute the precision clocks needed by the 9400-3 ADC boards.


The lines have the following functions:

- CK and CK fast clock at 50 MHz or 100 MHz to clock the sample-and-holds and the ADCs ECL level which is

SHM OOI Jol I

- CKR clock which controls writing to memory sync pulse at 1/4 of CKR frequency with duty cycle 1/4 Vbb Pull down for ECL terminations

CKR and SYNC are shown in <1.3.8.2>.



CLOCK BUS


The power supply sections of the 9400 DSO are shown in $\langle 1.9.1 \rangle$. The basic supplies used by the 9400 are the four DC levels +15 V, -15 V, +5 V and -5 V, which on some boards are used to generate separate stabilized supplies for special functions. These four supplies are switched mode types, which do not have large external magnetic fields which could disturb the CRT beam.

The 50 Hz/60 Hz line current enters through an RF filter built into the socket on the back panel, and then passes through a fuse to a four wire cable which carries the current to the front panel power switch and back to the 9400-9B board on the back panel. From there the main current goes to the voltage selector and then to the four low voltage supply modules. A resistive bleed supplies a trickle current to the back up battery on the back panel. Current is also supplied to a dual voltage fan on the back panel. The two accessory power sockets are supplied from the 9400-9A board.

Power is distributed to the 9400 DSO from the 9400-9A board on the front of the four power modules.

The location of circuit elements on the back panel is shown in <1.9.2.

POWER DISTRIBUTION CIRCUIT WITH 9400-9B



wolfd: that below at the boat receipt of sciences to store at the science and science and





Figure 1.9.1A



BACK PANEL LAYOUT

1.12 9401-2 Board, GPIB, Extra DRAM

1.12.1 Introduction

The 9401-2 board sits in the DMA slot of the 9400, and carries some or all of the following functions, depending on the version. The available versions are:

versions are:

9401-2/1 GPIB and DRAM

and the functions are:

Slot for 4928 interlace Spot for 4928 tester

Note: The basic version of the 9400A has no GPIB board. See Section 1.1.25 for a description of how to make the DSO work with the present standard software, V2.06 STD.

1.12.2 GPIB Interface

This is similar to the one on the 94.00-6 board which was used in earlier 94.00s (1.6) in the same (DMA) slot. The schematic is <1.12.2.>. For a brief description of the GPIB system see (1.23).


1.12.3 Extra DRAM


The DRAM controller on the 9401-2 is similar to that of the 9400-1 (1.1.12-1.1.14) and is shown in <1.12.3.1>. The DRAMs are 256 kilobit ICs, arranged to make 128K 32-bit words = 4×32 K. The extra DRAM is called into play by BK7 (1.1.5) and BAS at C10. BWR gives the read/write control, BLDS and BHDS, select high or low byte of the 68000 word, while the 8 MHz clock, CK, is used via A2 to generate the row and column address strobes, RAS and CAS. The system is similar to the one used in the 9400-1 (1.1.12).

1.12.5 4928 Tester

The 4928 tester is used in conjunction with a LeCroy 3500 microcomputer for testing the 9400. A description of the testing system is given in (3.2). The 4928 board simply fits on top of the 9401-2, and enables the part in the test procedure.

CHIB INLEREACE ON 9401-2





EXIKA DRAM CIRCUITS ON 9401-2

The 9400 DSO is a fairly complex piece of equipment with numerous boards, and a great many data lines. This list is intended to simplify the search for the source of labeled data lines. It gives sources with no name. To simplify preparation, negative assertion signals do not have the bar included - this should not in practice cause any trouble. Each entry includes the board number and sheet number on the main schematic (8), the IC and pin number, and the figure number in this manual. A typical use of the list would arise in the case where a line is behaving wrongly, e.g., always high, and in the case of a line like DAACK, there are many possible sources of trouble.

Power Amplifier	I.8.2.I	q	090	S	7-0076	** ****
JuquI qmA X	1.2.7.1	L	17	Ε.	7-0076	XAMA
	1.2.5.1	q	025	9	7-0076	
	1.2.5.1	Ə	170	9	7-0076	
Kill Trace	1.2.2.1	ә	0	7	7-0076	WALOFF
	, , ,			•		
fugard Input	1.3.3.2	8	ÞΨ	Ţ	€-0076	
Front End Output	1.1.31.2	22	ħ₩	SI	T-0076	VDC 5
ADC Board Input	2.6.6.1	8	7∀	τ	٤-0076	
Front End Output	2.18.1.1	77	7. 7.7	ÞΙ	I-0076	VDC J
, , , ,	0 70 7 7	V -	•			
ADC Memory Control	I.el.p.I	ヤ	ς2	ς	7-0076	ACQ bar
+3-+6-+3-460 3 dp + +33-41	T * / * * * T	CT	рз	т	7-0076	
Interrupt Controller	1.7.4.1	εī	D3 C2	Ţ	7-0076	
ADC Memory Control	1.21.4.1	S		5		
Int TDC	1.4.12.1	13	7₹	7	7-0076	
	1.01.8.1	Ţ	ΔΗ	L	8-0076	
	1.01.8.1	Ţ	<u>7</u> 5	L	8-0076	
ADC Memory Control	1.3.10.1	Ţ	FIG	L	8-0076	
Multiplexing ADC Control	1.9.8.1	S'ħ	FII	9	E-0076	
ADC Memory Control	1.01.8.1	7	FII	L	£-0076	
9boM noitisiupsA SUA-SUT	1.9.8.1	7 ' I	F10	9	€-0076	* * * * * * * * * * * * * * * * * * * *
Acquisition Mode	1.41.4.1	12	ES	ς	7-0076	ACQ
Analog Calibration Data	1.78.1.1	7	EH	II	T-0076	
Analog Front End Data	1.1.31.3	7	EH	II	T-0076	
	I. TI. I. I	7	EH	ΙŢ	T-0076	
Analog Calibration Data	1.71.1.1	τ	ħΗ	II	T-0076	ACALP
Calibration System	1.48.1.1	91	ħΗ	ΙΙ	T-0076	
	E.1E.1.1	91	7H	TI	1-0076	
Analog S+H DAC Output voltage	1.71.1.1	SI	121	9	T-0076	ACAL
enetion turtun DAM H.2 molera		31	F () 1	J	¥ 0070	1464
B=buffered						
Function	Figure	ni¶	IC	зүѕ	Board	ЭшѕИ

	******		/ T 10		2076 11116	
אווא די מונים דר ביים אדמון ל	1.11.1.1	~~~	71s	~	tola AMQ	0.7
DAA Transfer Bus Grant	2.1.1.1	II	67H	7	1-0076	BC
Bus Error	2.1.1.1	72	H76	7	T-0076	ВЕКК
Extra DRAM Extra DRAM	1.23.1.1	9T	C8 Batte	7	u-1076	7 7 70 77
wing wretted	1.22.1	Auc	3116A	L	1-0076	TTAG
Exfrs DRAM	1.12.3.1	8	CIO	7	uz-10 7 6	
ADC Board	1.6.8.1	ε	9Н	9	8-0076	
Time Out Pulse	1.9.1.1	6	КĴЗ	7	1-0076	
Non-reboot Pulse	1.2.1.1	6	176	ī	1-0076	
Peripheral Decoder	1.3.1.1	77	EII	ī	1-0076	
f a s d f a s d d a s a s a s	1.21.1.1	Š	KIY	7	1-0076	
стоск сеп	1.21.1.1	6	K16	, 7	1-0076	
	1.91.1.1	8	113	Ĺ	1-0076	
gnimiT xsm\niM	1.91.1.1	77	SIH	7	I-0076	
Buffered AS	1.01.1.1	18	E78	7	I-0076	SAB
Bank Decoder	1.2.1.1	II				SVa
	2.1.1.1		KT3	Ţ	I-0076	
08900 Cbn		12	H79	7	1-0076	
Buffer Direction	1.01.1.1	I	E78	7	T-0076	
DMA Transfer Bus Acknowledge	1.11.1.1	AMC	sJot	al5	T-0076	BACK
	1.21.4.1	13	E2	ς	7-0076	
	1.61.4.1	ŝ	ΕZ	Š	7-0076	
ADC Memory Controls	1.21.4.1	13	Et	ς	7-0076	
A+B Delay	1.01.4.1	6	E7	カ	7-0076	
ADC Memory Controls	1.21.4.1	OT	D8	Ś	7-0076	
A+B Delay	1.01.4.1	7	DS	ゥ ケ	7-0076	
A+B Delay	1.01.4.1	ī	DJ DJ	7 7	7 0070 7-00 7 6	
Interrupt Controller	1.7.4.1	Ţ	90	ĭ	7 0076 7-0076	
A+B Delay	1.01.4.1	7	7 0	ゥ ヤ		
TDC Busy	1.4.12.1	8	75 7₹	7 7	7-0076	В
mona odu	1 61 7 1	ō	7 V	7	7-0076	Ci.
DRAM Controller	1.1.12.1	9	ንፒՐ	ታ	1-0076	
EPROM Strobe	1.1.4.1	τ	6 I I	τ	1-0076	
Peripheral Decoder	1.3.1.1	7	8II	Ţ	1-0076	
pns pntfer	1.11.10	7	E78	7	1-0076	
Address Strobe (Al-A23 Valid)	2.1.1.1	9	67H	7	1-0076	SA
Front Panel Control	1.5.2.1	6	E	Ī	5-0076	
Probe Calibrator	1.25.1.1	Ū	Potl	OI	1-0076	97INA
Front Panel Control	1.5.2.1	ΙO	E	Ţ	5-0076	372
Temperature Check	1.12.1.1	0.	9IN	6	1-0076	TTINY
Pront Panel Control	1.5.2.1	II	E	Ĭ	5-0076	, ,
Trigger	1.28.1.1	7	стэ	ξŢ	1-0076	SAINA
Front Panel Control	1.5.2.1	77	E	ī.	5-0076	CILINA
Input Overload CHAN1	1.36.1.1	9	<u>7</u> 5	ŢŢ	I-0076	OTINY
Front Panel Control	1.5.2.1	L	E E	I.	5-0076	CATMA
Front Panel Analog Input	1.36.1.1	9	7 . 4	ΙΙ	T-0076	8£INA
Front Panel Control	1.12.1.1	7	۲IO	6	1-0076	OCTMA
Analog Data (Serial) Front Papel Control	1.5.2.1	8	CDE	Į	5-0076	ПМА
Power Amplifier		g q	633	ι 9		CIM A
tuqni qmA Y					7-00 1 6	יטונד ן
tuant ama Y	1.2.7.1(12)	L	11		7-00 7 6	YAMA

,

	1.1.20.1	9	113	8	₹-0076	
	1.1.20.1	ε	113	8	T-0076	
Min/max/multiply	1.1.20.1	ς	EII	8	T-0076	
Min/max Bytes WORD Mode	1.91.1.1	9	9TH	۷	1-0076	BM
Extra DRAM	1.22.31.1	ετ	۲۵	ε	u/7-1076	
ADC Board	1.9.5.1	OT	99H	9	£-00 7 6	
RAM Controller	1.11.12.1	13	$\Gamma I J$	7	1-0076	
Select	1.01.1.1	۷ ٦	E78	7	T-0076	BUDS
	1.12.31.1	7	CIO	7	u/Z-T076	
	1.12.3.1	7	60	7	u/Z-1076	
Extra DRAM	1.12.3.1	S	ĽΣ	7	u/z-1076	
CLIB	1.5.2.1	12	BS	Ţ	9-0076	
TDC Bus Interface	1.2.4.1	ε	82	Ţ	7-0076	
Display Controller	1.11.16.1	7	LIJ	ካ	I-0076	
RAM Select	1.11.1	12	KI0	ካ	1-0076	
Front Panel Control	1.02.1.1	12	619	6	T-0076	
Battery Backup	1.22.1	6T	BSI	L	T-0076	
Buffered R/W	1.11.10.1	IZ	E78	7	1-0076	BKM
ADC Board	1.6.6.1	Ţ	99		8-0076	
RS232 Interfaces	1.22.1	6'⊊	C 50	9	T-0076	
gsttery Backup	I.ZI.I.I	. 8	KT6		1-0076	•
(ph J CLN cJock)						
Delayed BAS	1.31.1.1	9	KI6	ゥ	1-0076	SAAA
	2.1.1.1	13	H59	7	T-0076	
DMA Transfer Bus Request	7 , , ,					ВК
Exfrs DRAM	1.12.3.1	6	۲۵	ε	u/z-0076	
ADC Board		ī	9Н	9	£−00 7 6	
RAM Controller	1.1.12.1	OI	LIJ	_ク	T-0076	
Buffered LDS	1.1.10.1	91	E78	7	1-0076	BFDS
	1.11.1.1			81s	tola AMG	۷
Extra DRAM	1.12.3.1	6	CIO	7	u/z-1076	L
ADC Board	1.9.8.1	7	9Н	9	E-0076	9 S
DRAM Controller	1.1.1.1	ς	ንፒና	7	T-0076	7
Peripheral Decoder	1.3.1.1	<u> </u>	811	ī	1-0076	ታ ε
Toboood ferodaired	レフレレ	Ξ	OFT	₽	1 0070	7
						Ţ
STION 12	1.4.1.1	7	6II	τ	1-0076	Ó
EbKOWs Yggresz 2bsce	. 7	Ç	OFT	٠	. 0070	•
Individual Decoded Bank	1.2.1.1		ZII	I	T-0076	ВК О−У

be .

20	1.13.32.1	switch 5	13	I-0076	
DC Trigger Select	1.18.1.1	EIS IO	13	1-0076	CDC
	1.11.14.1	-F30 I2	ς	1-0076	
Dynamic RAM	1.1.14.1	KS3- I2	5	1-0076	
DRAM Column Addr Strobe	1.12.12.1	K51 2	ヤ	1-0076	
Calibration Input	6.16.1.1	カカ カ∀	SI	T-0076	CAS
Calibration CHAN2	E.1E.1.1	8'7 95	ΙΙ	T-0076	CAL2
Calibration Input	1.15.1.1	Ct	カエ	1-0076	
Calibration CHAN1	E.1E.1.1	71'1 95	II	T-0076	CVFI
Frontend Control	1.1.34.1	H3 2	II	T-0076	
Calibration System	1.1.31.3	H3 2	TT	I-0076	
	1.71.1.1	H3 2	II	I-0076	
	1.71.1.1	8 7H	ΙΙ	I-0076	CYPEND
Calibration System	1.18.1.1	6 7H	11	I-0076	
Frontend Control	1.18.1.1	6 7H	ΪΪ	T-0076	
	1.71.1.1	6 †H	ΙΙ	T-0076	
S+H Load Strobe	1.71.1.1	F18 12	9	T-0076	CYFEN
	1.28.1.1	switch 8	ĨĴ	1-0076	112112
LF Rej Trig Select	1.32.1.1	EIS 13	ΞĪ	T-0076	CACLR
, (b, a, da1	1.28.1.1	Switch	I3	1-0076	4.20,2
AC Trig Select	1.28.1.1	E15 15	13	I-0076	CAC
Calibration System	1.1.34.1	7H	II	1-0076	010
Frontend Control	E.1E.1.1	7 H	II	1-0076	
Calibration Codes	1.71.1.1	7 H	IT	T-0076	
Calibration Codes	1.71.1.1	122	S	T-0076	CA1-3
Memorized Select Address	1 21 11	661	⋾	1 0076	E LVD
	T + / T + T + T	A ATT	,	エーハヘーイ	¥ /£T
Min/max Bytes Word Mode S+H	1.41.1.1	9 9TH		I-0076	B\M
H+2 aboM broW satv# xsm\niM	1.2.2.1	7 7B	Ţ	7-0076	
H+2 aboM broW satv# xsm\qiM	1.2.2.1	B¢ 5 DI 15	7 7	7-0076 7-0076	B\M BXAEC
	1.2.2.1 1.2.4.1 1.2.2.1	B¢ 5 DJ J5 B¢ J	T 5 T	7-0076 7-0076 7-0076	BXAEC
Display DRAM Access	1.2.2.1 1.2.2.1 1.2.4.1 1.2.2.1	B¢ 5 DI IS B¢ I TI⊇ 8	T 7 7	Z-0076 Z-0076 Z-0076 I-0076	
Display DRAM Access	1.12.11 1.1.12.1 1.2.2.1 1.2.4.1 1.2.2.1	B¢ 5 DI 15 B¢ 1 FI2 8 ∀¢ 50	T 7 7 ST	Z-0076 Z-0076 Z-0076 I-0076 I-0076	BLAEC
	1.13.1.1 1.1.31.1 1.21.1.1 1.2.2.1 1.2.4.1 1.2.2.1	B¢ 5 DI 15 B¢ 1 TI⊇ 8 V¢ 50 E¢ 0	T 7 7 5T 8T	Z-0076 Z-0076 Z-0076 I-0076 I-0076	BXAEC
Bandwidth Control Display DRAM Access	1.13.1.1 1.1.31.1 1.1.12.1 1.2.2.1 1.2.4.1 1.2.4.1	B¢ 5 DI 15 B¢ 1 F12 8 ∀¢ 50 EQ 0	I 7 5I EI SI	Z-0076 Z-0076 Z-0076 I-0076 I-0076 I-0076	BAAEC BADIZ BAS PSL
Display DRAM Access	1.13.1.1 1.13.1.1 1.13.1.1 1.13.1.1 1.2.2.1 1.2.2.1 1.2.4.1	B¢ 7 DJ 15 B¢ 1 F12 8 V¢ 59 EQ Q V¢ 52 K3 Q	I 7 5I 5I 5I	Z-0076 Z-0076 I-0076 I-0076 I-0076 I-0076 I-0076	BLAEC
Bandwidth Control Bandwidth Control Display DRAM Access	1.12.1.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.12.1 1.2.2.1 1.2.2.1	Bt 5 DI 15 Bt 1 F12 8 F6 5 F6 6 F6 52 Ct 52	I 7 7 5 I 5 I 5 I 5 I 5 I 5 I 5 I 5 I 5	Z-0076 Z-0076 I-0076 I-0076 I-0076 I-0076 I-0076	BAAEC BAS PSL BAS
Bandwidth Control Display DRAM Access	1.15.1.1 1.15.1.1 1.15.1.1 1.15.1.1 1.15.1.1 1.1.15.1 1.1.12.1 1.2.2.1	B¢ 7 DI 15 B¢ 1 TI2 8 V¢ 50 E¢ 0 V¢ 52 C¢ 52 C¢ 52	I	Z-0076 Z-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	BAAEC BADIZ BAS PSL
Bandwidth Control Bandwidth Control Bandwidth Control Display DRAM Access	1.1.31.1 1.1.32.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.12.1 1.1.12.1 1.2.2.1	B¢ 7 DJ 15 B¢ 1 TI2 8 V¢ 50 E¢ 0 C¢ 52 C¢ 52 C¢ 50 C¢ 50 C¢ 50	I 7 5 I 5 I 5 I 5 I 5 I 5 I 5 I 5 I 5 I	Z-0076 Z-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	BAAEC BAS PSE BAS BAS
Bandwidth Control Bandwidth Control Display DRAM Access	1.15.1.1 1.15.1.1 1.15.1.1 1.15.1.1 1.15.1.1 1.1.15.1 1.1.12.1 1.2.2.1	B¢ 7 DI 15 B¢ 1 TI2 8 V¢ 50 E¢ 0 V¢ 52 C¢ 52 C¢ 52	I 7 5 I 5 I 5 I 5 I 5 I 5 I 5 I 5 I 5 I	Z-0076 Z-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	BAAEC BAS PSL BAS
Bandwidth Control Bandwidth Control Bandwidth Control Display DRAM Access	1.3.32.1 1.1.31.1 1.1.32.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.1.1 1.1.1.1 1.1.1.1 1.1.1.1	Bt 7 DJ J7 Pt 28 Ft 79 Ft 79 Ft 72 Ct 79 Ct 79 Ct 79 Et 2 Ct 79	T 7 T 7 S T S T S T S T S T S T S T S T	Z-0076 Z-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	BAAEC BAS PSE BAS BAS
Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Display DRAM Access	1.2.31.1 1.32.1.1 1.13.1.1 1.13.1.1 1.13.1.1 1.13.1.1 1.13.1.1 1.15.1.1 1.15.1.1 1.15.1.1 1.15.1.1 1.15.1.1	Bt 7 DJ J7 Pt 7 FT 2 8 FF 7 Vt 7 EF 2 Ct 7 EF 2 EF 2 EF 2 EF 2 EF 2 EF 2 EF 2 EF 2	T 7 T 5 T 5 T 5 T 5 T 5 T 5 T 5 T 5 T 5	7-0076 7-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076	BAAEC BAS PSE BAS BAS
Bandwidth Control Bandwidth Control Bandwidth Control Display DRAM Access	1.2.3.1 1.2.3.1 1.12.3.1 1.13.1.1 1.13.1.1 1.13.1.1 1.13.1.1 1.12.1.1 1.12.1.1 1.12.2.1	B¢ 7 DI 15 B¢ 1 FI2 8 F¢ 50 F¢ 50 C¢ 52 C¢ 52 C¢ 52 C¢ 52 C¢ 52 C¢ 52 C¢ 52 C¢ 52 C¢ 52 C¢ 52	T	2-0076 2-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076	BAAEC BAS PSE BAS BAS
Extra DRAM Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Display DRAM Access	1.5.3.1 1.2.3.1 1.2.3.1 1.2.3.1 1.1.3.1 1.1.3.1 1.1.3.1 1.1.3.1 1.1.3.1 1.1.3.2.1 1.2.2.1	B¢ 7 DJ JS B¢ J TI2 8 Ø¢ 50 Ec 9 Cc 52 Ec 2 Cc 52 Ec 2 Cc 52 Ec 2 Cc 52 Ec 2 Cc 52 Ec 2 Cc 52 Ec 3 Ec 5 Cc 52 Ec 6 Ec 6 Ec 7 Ec 7 Ec 7 Ec 7 Ec 7 Ec 7 Ec 7 Ec 7	T	2-0076 2-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076	BAAEC BAS PSE BAS BAS
GPIB Extra DRAM Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Bandwidth Control	1.6.2.1 1.6.2.1 1.12.3.1 1.12.3.1 1.1.32.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.12.1 1.1.12.1 1.1.12.1	B¢ 7 DJ JS B¢ J TJ 8 F¢ 56 E¢ 7 E¢ 5 C¢ 56 E¢ 2 C¢ 56 E¢ 3 C¢ 56 E¢ 3 C¢ 56 E¢ 6 C¢ 56 E¢ 6 C¢ 56 E¢ 6 C¢ 56 E¢ 6 E¢ 6 E¢ 6 E¢ 6 E¢ 6 E¢ 6 E¢ 6 E¢		Z-0076 Z-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	BAAEC BAS PSE BAS BAS
ADC Board GPIB Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Display DRAM Access	1.3.9.1 1.6.2.1 1.6.2.1 1.12.3.1 1.12.3.1 1.13.1.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.3.1.1	Bt 7 DJ JS Bt 7 FT2 8 FF 56 FF 57 Ct 57 EC 7 EC 7 EC 7 EC 7 EC 7 EC 7 EC 7 EC	T	7-0076 7-0076 7-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076	BAAEC BAS PSE BAS BAS
Display Controller ADC Board GPIB Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Display DRAM Access	1.1.16.1 1.3.9.1 1.6.2.1 1.6.2.1 1.6.2.1 1.1.3.1 1.1.3.1 1.1.3.1 1.1.3.1 1.1.3.1 1.1.3.1 1.1.3.1 1.1.3.1 1.1.3.1	Bt 7 DJ JS Bt 7 FI2 8 FF 56 FF 76 FF		2-0076 2-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076	BAAEC BAS PSE BAS BAS
RS232 Port 2 Display Controller ADC Board Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Bandwidth Control	1.1.18.1 1.3.9.1 1.6.2.1 1.6.2.1 1.6.2.1 1.12.3.1 1.12.3.1 1.13.1 1.1.31.1 1.12.1.1 1.12.1.1 1.12.1.1 1.12.1.1	Bt 7 DI 15 Bt 1 DI 15 Bt 5 Bt 5 Bt 5 Bt 7	1 7 1 7 5 1 5 5 5 5 5 5 5 5 5 5 5 5 5 5	U/Z-I076 U/Z-1076 U-0076	BAAEC BAS PSE BAS BAS
RS232 Port 1 Display Controller ADC Board CPIB Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Bandwidth Control	1.1.18.1 1.1.18.1 1.1.16.1 1.2.9.1 1.2.9.1 1.2.3.1 1.1.3.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1	## 7		2-0076 2-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 4/2-1076 9-0076 9-0076 9-0076 1-0076 1-0076 1-0076	BAAEC BAS PSE BAS BAS
RS232 Port 1 RS232 Port 1 Display Controller ADC Board CPIB Extra DRAM Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Display DRAM Access	1.1.18.1 1.1.18.1 1.1.18.1 1.2.9.1 1.6.2.1 1.6.2.1 1.6.2.1 1.12.3.1 1.1.32.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1	B¢ 7 FI 13 FF 7 FF 79 FF 79 F		U/Z-I076 U-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 U/Z-I076 U/Z-	BAAEC BAS PSE BAS BAS
m-M/M Timing RS232 Port 1 RS232 Port 2 Display Controller ADC Board GPIB Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Bandwidth Control	1.1.19.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.1.1 1.1.1.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1	BY 1 FI 15 FI 2 FI 2 FI 3 FI 2 FI 2 FI 3 FI 3 FI 3 FI 3 FI 3 FI 3 FI 3 FI 3	121751111 5611979997	Z-0076 Z-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	BAAEC BAS PSE BAS BAS
Front Panel Control m-M/M Timing RS232 Port 1 RS232 Port 2 Display Controller ADC Board CPIB Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Bandwidth Control	1.12.1.1 1.19.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.1.1 1.1.1.1 1.1.1.1 1.1.1.1 1.1 1	## 7	1 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7-0076 7-0076 7-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 9-0076 9-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076 1-0076	BAAEC BAS PSE BAS BAS
m-M/M Timing RS232 Port 1 RS232 Port 2 Display Controller ADC Board GPIB Extra DRAM Bandwidth Control Bandwidth Control Bandwidth Control Bandwidth Control	1.1.19.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.18.1 1.1.1.1 1.1.1.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1 1.1.31.1	BY 1 FI 15 FI 2 FI 2 FI 3 FI 2 FI 2 FI 3 FI 3 FI 3 FI 3 FI 3 FI 3 FI 3 FI 3	1 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Z-0076 Z-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	BAAEC BAS PSE BAS BAS

	T * 77 C * T * T	6.jiwa	СТ	T-0076	
Int Trig CHAN1 Control	1.32.1. 1.32.1	EIS 3	I3	T-0076	CTCI
Front Panel Control	1.12.1.1	2 719	6	1-0076	LOWD
Front Panel Data Shift Out	1.1.32.1	E15 13	εī	T-0076	CZO
Frontend Digital Control	1.12.31.2	Ft 1,2	75	1-0076	
Serial Frontend Data	E.18.1.1	9 7H	ΙI	1-0076	CZIB
Front Panel Control	1.12.1.1	T 6H	6	1-0076	
Analog Frontend Control	E.1E.1.1	TT 7H	II	I-0076	
Calibration Controller	I.TI.I.I	TT 7H	II	T-0076	
Front Panel Data Shift in	1.12.1.1	Z 6H	6	T-0076	CZI
Sync and Line Trig	1.8.1.1	II ZIC	τ	I-0076	
Sync and Line Trig	1.8.1.1	OT ZII	Ţ	I-0076	
50/60 Hz Sync	1011	Or ZII	٠	96-0076	CKP
DRAM Controller	1.21.1.1	r12 15	7	1-0076	
DRAM Controller	1.21.1.1	717 75	7	T-0076	
Display and S+H)	+ + + + +	00 701	,	, 00.0	
General Clear Line (for					CLEAR
	1.1.20.1	16 15	8	T-0076	
	1.02.1.1	18 15	8	1-0076	
	1.02.1.1	71 6I	8	1-0076	
min/max/mult	1.1.20.1	I8 I5	8	T-0076	
min/max Load Clock					
Multiplicator Shift Clock	1.91.1.1	8 111	Ĺ	1-0076	CKZ
Data Multiplexer	1.9.8.1	BI 9,10	3	E-00 7 6	
гвтрје Сјоск	1.6.4.1	9,8 EI	7	7-0076	CKB
	1.1.20.1	7 Et	8	1-0076	
	1.1.20.1	Z EI	8	1-0076	
Multiplicator Clock	1.91.1.1	9 TII	L	1-0076	CKW
	1.1.20.1	9 111	8	T-0076	<i>a</i>
min/max Decision Clock	1.61.1.1	II 7 TI	۷	I-0076	CKD
	1.2.3.1	G2,H1 11	7	7-0076 7-0076	
•	1.2.3.1	E3'E1 11	7 7	Z-0076	
	1.2.3.1	EJ 50	7	7-00 7 6	
	1.2.2.1	CI IO	7	7-0076	
Display Board	1.2.3.1	DI 13	7	7-0076	CK BNE
ADC Board	1.2.8.1	OI, 6 IA	ī	£-00 76	
100/20 MHz Clock	1.6.4.1	KI 5'3	7	7-0076(CK (Saml
1 20 111 037 000	1.12.3.1	B6 5	7	u/z-0076	
TDC Clock Divider	1.5.2.1	£ SA	Ţ	9-0076	
• • • • •	1.2.2.1	B2 3	Ţ	7-0076	
Display Board	1.2.2.1	Z 4A	T	7-00 76	
	1.2.2.1	S SA	τ	7-0076	
DKAM Controller	1.1.12.1	KI7 6	7	T-00 7 6	
DRAM Controller	1.11.12.1	K12 9	7	I-0076	
CLN CJock	1.1.1.2	HZ9 IS	7	1-0076	
Front Panel Control	1.12.1.1	C18 1t	6	1-0076	
Front Panel Control	1.12.1.1	EI7 I	6	T-0076	770370
8 MHz Clock	1.21.1.1	KIJ 6	7	I-0076	CK ours
Main 8 MHz CPU Clock	1.22.1.1	KIY 10	<u>ታ</u>	I-0076 I-0076	CK 8WHz
HF Rej Trigger Sel	1.1.32.1	EIS II	13 13	1-0076 1-0076	СРСНК
fe2 remairT teg TH	1.18.1.1	11 614	13	1 0070	annan

Trigger System	1.8.4.1	3 CJ \	7-0076	
Ext Trigger Select	1.4.4.1	FF SA I	7-0076	${f EL}$
Bus Buffer	1.11.10.1	7 E78 I7	T-0076	
gnz gnţţeı	1.01.1.1	7 E78 6	T-0076	
General Hardware Bus Error	1.9.1.1	5 FI2 6	T-0076	EKK
MKAEC	1.2.3.1	5 D5 I	7-0076	
End of Vector Y	1.2.6.1	t OIt C	7-0076	EOAL
MKAEC	1.2.3.1	2 D2 I	7-0076	
End of Vector X	1.2.2.1	3 079 C	7-0076	EOAX
Interrupt Controller	1.7.4.1	I Ct 2	7-0076	
Enable Interrupt	Ι.Α.Α.Ι	9 SA I	7- 00 7 6	EI
CPU DTACK Input	1.1.1.2	7 H79 TO	T-0076	
	1.12.3.1	5 Be 3'10	7-1076	
CLIB	1.12.21.1	I E6 IO	7-1076	
CLIB	1.5.2.1	J CS t	9-0076	
TDC Command Register	1.4.4.1	I CY II	7-0076	
ADC Memory Control	1.01.8.1	6 F13 3	E-0076	
Display Controller	1.31.1.1	¢ KIP P	T-0076	•
EPROM Addressing	1.4.1.1	II SIC I	T-0076	
RS232 Interfaces	1.81.1.1	9 STC 9	I-0076	
DRAM Controller	1.1.12.1	t 112 3	1-0076	
λίπ/max/mult	1.11.1	E STH L	T-0076	
Backup RAM	1.12.1	2 CTO 8	T-0076	
Front Panel Control	1.12.1.1	6 C50 3	T-0076	
CPU Bus				
Data Transfer Acknowledge on	1.12.1.1	8 CIJ 8	T-0076	DTACK
Bus Buffer	1.01.1.1	7 E78 II	1-0076	
Bus Buffer	1.1.10.1	7 E78 8	T-0076	
	1.12.2.1	1 QS e	7-1076	
Hardware DMA Bus Error	1.5.2.1	1 A2 10	9-0076	DEKK
DRAM Controller	1.12.1	ל דוכ זו	T-0076	OTOO
Display DRAM Access Demand	1.2.2.1	I A2 14	7-0076	DDIS
	1.6.4.1	S CC 2	7-0076	7
	1.3.4.1	7 E7 10	7-0076	, 7
	1.9.4.1	2 F6 9	7-0076	7
	1.6.4.1	7 E7 2	7-0076	3.
	1.9.4.1	2 F6 10	7-0076	3
	1.6.4.1	5 E7 14	7-0076	7
	1.6.4.1	2 F6 11	ታ -00 7 6	7
	1.6.4.1	S C2 ≥	ታ -00ፇ6	τ
TDC Clock Divider	1.6.4.1	2 G7 7	7-0076	0
Bidirectional CPU Data Bus	1.4.4.1	S B2 I	7-0076	DO-4
	1.13.32.1	13 K13 S	1-0076	
Pos Trig Select	1.32.1	13 EC 15	T-0076	\mathtt{CLb}
	1.13.32.1	7 EIA EI	1-0076	
Neg Trig Select	1.132.1	13 EQ 11	I-0076	CLN
	1.1.32.1	4 Jiws EI	I-0076	
Line Trigger Control	1.1.32.1	13 E15 6	I-0076	CLF
7073400 9777 347	1.28.1.1	I.Jiwa El	I-0076	et t A
Ext Trig Control	1.28.1.1	13 E15 2	I-0076	CLE
Int Trig CHAN? Control	1.12.1.1	13 E12 ¢	I-0076 I-0076	CLCS
fortaon CMAHN night tal	1 65 1 1	y clact	1 0070	いいせい

	ستعدد مرسور مورد		~~~	_	T00-6	
RAM Address Select	1.21.1.1		rss	5	1-0076	
RAM Address Select	1.51.1.1		L18	ς	1-0076	
	1.1.12.1	13	rto	7	1-0076	
	1.12.1	EI	KI3	ヤ	1-0076	
Refresh DRAM Access	1.11.1	8	רוו	ካ	T-0076	CKEF
RAM Address Select	1.2.13.1	+ T	KSS	S	T-0076	
General DRAM Access	1.11.12.1	9	Γ 15	ヤ	T-0076	GKAM
S+H Reference Ground	1.71.1.1		CND	9	T-0076	CNDCAL
	1.21.13.1	SI	617	ς	1-0076	
RAM Address Select	1.81.1.1	SI	ri8	ς	1-0076	
	1.11.12.1	S	L13	7	T-0076	
Diaplay DRAM Access	1.11.12.1	8	K10	7	T-0076	CDIS
	1.21.1.1	τ	K51	ς	T-0076	
RAM Address Select	1.21.1.1	Sτ	$\Gamma 50$	5	T-0076	
• • • • • • • • • • • • • • • • • • • •	1.11.12	Ţ	ri3	7	1-0076	
Calibration Controller	ι. Υι. ι. ι	6	F18	7	1-0076	
S+H DAC DRAM Access	1.1.1.1	9	K10	7	1-0076	CCAL
7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1.1.1.1	+Ţ	רוו	7	1-0076	
	1.1.1.1	3	KI3	7	T-0076	
	1.1.1.1	οī	KIO	, 7	T-0076	
	1.1.1.1	T	212	7.	1-0076	
	1.81.1.1	-	C21	Ś	1-0076	
CLN Bus DRAM Access	1.21.1.1	7 T	KII	5	1-0076	CBNS
Frontend Gain	2.18.1.1	70	7∀	ŚĮ	I-0076	V-1-0-0
	E.1E.1.1	8	ς ς	II	I-0076	CVINS
Frontend Gain Gain CHAN 2	2.18.1.1	70	55 C¢	カレ	T-0076	UKLYD
Gain CHAN 1	E.1E.1.1	カエ	95 GĐ	ΙΙ	T-0076	CAINI
Coin Chan 1	1 1 31 3	7 L	30		£ 007 0	F167 1 D
BJock Decoder	1.2.1.1	+6	K13	τ	T-0076	τ-0
-interrupt)		. 0	CLM	٢	1 0070	i o
	2.1.1.1	+97	6ZH	7	1-0046	EC 0-5
CPU Function Code (data	1.2.1.1	13	1130 F13	ī	1-0076	0 0 0 0
	1.2.1.1	- 7	ZII	Ī	1-0076	
TERMINET .	1 7 1 1	٠.	<u> </u>	£	£ 0070	
CPU Function Code Mode Data Transfer	1.2.1.1	8	KJ3	τ	T-0076	FC
CPU Function Code Mode Data	1.12.1.1	7	713 C17	6	1-0076	O MA sea
Analog Serial Bus	1.5.2.1	8	CDE	Ī	S-0076	O AT
Sud feirez molega	1651	ō	ado	ı	3 0070	0 44
Front Panel Control	1.12.1.1	ς	F19	6	T-0076	S
Front Panel Control	1.12.1.1		F19	6	T-0076	7
Front Penel Control	1.12.1.1	7	612	6	T-0076	ς-τ
•	1.5.2.1	TT 6 C 6		Ţ	S-0076	Š
6733 SHOT3 H33 O T	1.5.2.1		ъз В	ī	S-0076	י
Potentiometers			A	7	S-0076	7
Switcher	1.5.2.1	9		ι Τ	⊊-0076	٤
	1.5.2.1		CDE		S-0076	7
	1.5.2.1		CDE	Ţ		Į
Potentiometers	1.5.2.1	τ	CDE	Ţ	⊆-00⊅6	Z-1 A7
Front Panel Address Read Bus						2 f Au
	T • O • + • T	* *	75	7	7-0076	
175T30 000 00 00 00	1.9.4.1		G7 BS	7 I	7-0076	ΡA
External Trigger in 50/100 MHz Select	1.65.1.1 1.4.4.1				1-0076	EXL
ai remoirT fearetyA			ojiws Svito	£ . 401	I-0076	WATE
External Trigger	1.1.33.1		05 cwit(ot Ot	T-0076	ELK
rannia" [egrety4	1 22 1 1	a	30	UL	1 0070	SEEM LE

			200730								
UTUG	ndur	וומדו	Strope	T • C T •	• T • T	OΥ	CTC	,	T00+6	77	er i.i
ATAG	luquI	JIUM	xsm\nim	1.61	LL	OI	113	۷	1-0076	J	[TW
				T • 0.7	• 🛪 • 🕆	ታ' ፖ	115	0	T00+6		
				1.02				8	T-0076		
				1.02		τ	III	8	T-0076		
				1.61		Oτ	IIS	L	₹-0076		
		tseT	nim\xsm	1.91	1.1.	ς	HIT	7	T-0076	Ŋ	IIW
						_					
				1.91		ε	110	۷	T-0076		
				1.02		+1	91	8	T-0076		
				1.91		_ク	III	L	T-0076		
				1.91	.I.I	ε	OII	L	I-0076		
				1.02	1.1	+ [91	8	T-0076		
ŢG	ite Enab	Mult Wr	xsm\nim	1.91	1.1.	ε	HI3	L	T-0076	P.	WE/
				1.02		+1	۲r	8	T-0076		
				1.02	.r.r	+1	ΔI	8	I-0076		
Кеаd	Enable	Product	xsm\nim	1.91	.I.I	II	HIS	L	I-0076	ξ	WEI
			$M \setminus M - m$	1.02	.r.r	τ	£L	8	1-0076		
				1.91	.1.1	τ	SII	L	I-0076		
			M/M-m	1.02	1.1.	τ	εI	8	T-0076		
				1.61	1.1.	ε	9TH	L	T-0076		
				1.61		ī	TTH	Z	T-0076		
				1,91		εī	715	7	T-0076		
				1.91		II	SIH	Ĺ	1-0076	r	WCI
							2 611	<u>_</u>	1 0070	•	
				32.1	1.1	7 1	witch	sęį	T-0076		
	иотді	cprontzs	Line Syn		1.1.	ΣĮ	717	Ţ	T-0076	ξ	LLI
	•		llud sud	1.01		7	E78	7	T-0076		
	(san u		(word tr	, ,,		,	002	•	, ,,,,		
Strope		yte Dai		7 · T	1.1	8	H59	7	1-0076	ç	rD?
- 140	u	, - Q	·u 1	0 +		O	0011	U	1 0070		, r
				1.8	. 4. I	II	Ţ5	ε	7-0076		
	әте	rig Enal	Random T		.4.I	7	ζA	Ţ	7-0076		ΙΙ
	•	•	CPU Int		1.1.	+82	67H	7	T-0076		
			Priority	0.		0.0	0011	J	1 0070		
errupt	CPU Int		External	1.7	1.1.	6-9	H20	τ	1-0076	0 7	IdI
	ı	t Decode	Interrup	1.7	1.1	Ι	H20	τ	1-0076		
			Test Int	11.11			al3	-	Jola AMG	/.1	LNI
			CPIB Int		.9.I	Ţ	CS	Ţ	9-0076		LNI
			TDC Inte		.4.I	13	SO	ī	7-0076		LNI
	2.0		RS232-2	1.81			97 70	9			INI
						18			T-0076		
	1,		RS232-1	1.81		81	77	9	I-0076		LNI
			DMA Inte	1.11			all		tola AMG		LNI
129UD	rupt Re	_	ubivibnI	1.12		6	9TH	6	1-0076		LNI
			CHAN 2 I			panel			T-00 7 6		
			CHAN 1 I			panel			T-0076	CHAN1	NI
			Time Out	1.6	1.1.	7	FIR	7	I-0076		
			CPU Halt	1.2	1.1.	L I	429	7	T-0076		
	(;	EP KESEL	(boot wi								
	91	Halt Lin	General 1	1.5	1.1.	Ţ	LIC	Ţ	T-0076	T.	IAH

Pos Trig Pulse	1.8.4.1 1.8.1.1 1.8.1.1	EPROM pato L1-4 27 U1-4 27 See TR	3 1 1	I-0076 I-0076 I-0076 I-0076	NI SOA
Address	4	-			
EPROM Program Signal or Ald	T . 7 . 7 . T	O 277	~	7-00-6	ьсм
	1.2.2.1	H2 8	Ĩ	7-0076	
	1.2.2.1	8 EI	Ţ	7-0076	
Display Controller	1.1.16.1	040 P	7	1-0076	
Display End of Page	1.2.2.1	B¢ 6	Ţ	7-0076	PGDIS
Display Controller	1.1.16.1	KJ6 S	7	T-0076	
Display Board Present					ьср
	1.2.2.1	B2 II	Ţ	7-0076	
	1.2.2.1	8t 7₹	Ţ	7-00 7 6	
Display Board	1.2.2.1	77 78	Ţ	7-0076	
	1.1.12.1	r12 13	7	I-0076	
Display Data Strobe	1.12.1	113 6	ካ	T-00 7 6	PDIS
	1.28.1.1	EI ¢	OI	1-0076	
Probe Calibration Level	8.18.1.1	Ž 75	ĪΪ	T-0076	b Cr
[] . · (. [O] G	1.51.1.1	rit 13	サ	T-0076	
S+H DAC Data Strobe	1.21.1.1	KIO II	7	1-0076	PCAL
C.U DAG Dote Ctmoho	\$. U	it Otz	,	1 0070	1400
Offset Control	2.18.1.1	₽¢ 13	SI	T-0076	
			II	I-0076	OEEZELS
Offset CHAN 2	1.18.1.1				Caasaav
Offset Control	1.131.2	C t 13	71	T-0076	******
1 MAHO 192110	8.18.1.1	C2 I	II	τ−00⊅6	OFFSET1
NVG	T . 7 . # . T	-	т	~-00 * 6	
Pots Anticlockwise End	1.5.2.1	Ţ	I	S-0076	*****
Front Panel Weg Reference	1.12.1	Conn 3	6	T-0076	NKEL
Neg Trigger Pulse	1.8.4.1	See TR	ε	7-0076	NEC IN
	~		_	T . 00 F C	~
	1.1.20.1	6T 6I	8	I-0076	Ţ
	1.1.20.1	I 6I	8	T-0076	0
Lower Byte Max Load Command					
Lower Byte Max Load Command	1.91.1.1	1 6I 0II	۲ 8	I-0076 I-0076	0 WXL 0-1
Lower Byte Max Load Command	1.02.1.1 1.91.1.1 1.02.1.1	6I 0II 1 6I	8 7 8	I-0076 I-0076 I-0076	0
	1.02.1.1 1.02.1.1 1.01.1.1 1.02.1.1	1 6I 0II	۲ 8	I-0076 I-0076 I-0076 I-0076	0 WXF 0-1 0
Upper Byte Max Load Command Lower Byte Max Load Command	1.02.1.1 1.91.1.1 1.02.1.1	6I 0II 1 6I	8 7 8	I-0076 I-0076 I-0076	0 WXF 0-1
	1.02.1.1 1.02.1.1 1.01.1.1 1.02.1.1	ott er ott f er	8 7 8	I-0076 I-0076 I-0076 I-0076	0 WXF 0-1 0
	1.02.1.1 1.02.1.1 1.02.1.1 1.01.1.1	I 6I OII	8 8 7 8	I-0076 I-0076 I-0076 I-0076 I-0076	0 WXF 0-1 0
	1.02.1.1 1.01.1.1 1.02.1.1 1.02.1.1 1.01.1.1	011 61 011 61 61	8 8 7 8 7	T-0076 T-0076 T-0076 T-0076 T-0076 T-0076	0 WXF 0-1 0
Upper Byte Max Load Command	1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	ε 6I οτι ε οτι ε ε ε ε ε ε ε ε ε ε ε ε ε	8	I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	WXF O-I O WXH O-I
Upper Byte Max Load Command	1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	ε 6I οτι ε οτι ε ε ε ε ε ε ε ε ε ε ε ε ε	8	I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	WXF O-I O WXH O-I
Upper Byte Max Load Command	1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	112 6 19 3 10 10 10 11 1 61	8 8 7 8 8 7	I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	0 WXF 0-1 0 WXH 0-1
Upper Byte Max Load Command	1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	91 81 81 81 81 81 81 81 81 81 81 81 81 81	8 2 4 8 4 4 8 8 4 4 8 8 4 4 8 8 4 4 8 8 4 8 8 4 8 8 4 8 8 4 8	T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076	0 WXF 0-1 0 WXH 0-1 1
Load Shift Command Internal Max Read Enable Upper Byte Max Load Command	1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	91 81 81 81 81 81 81 81 81 81 81 81 81 81	8 2 4 8 4 4 8 8 4 4 8 8 4 4 8 8 4 4 8 8 4 8 8 4 8 8 4 8 8 4 8	T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076	0 WXF 0-1 0 WXH 0-1 1
Load Shift Command Internal Max Read Enable Upper Byte Max Load Command	1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	1 81 1 81 1 010 1 011 1 61 1 61	8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 8 4 8	I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076 I-0076	0 I 0 WXH O-I WXE 0 I
Load Shift Command Internal Max Read Enable Upper Byte Max Load Command	1.91.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	011 1 81 1 81 3 211 6 9 3 3 010 1 011 1 011	8 8 4 8 8 4 8 8 4 8 8 4 8 8 8 8 8 8 8 8	T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076	0 WXF 0-1 0 WXH 0-1 0 7 WMF 0-1
Load Shift Command Internal Max Read Enable Upper Byte Max Load Command	1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	011 1 81 1 81 1 9 3 2 11 6 19 1 010 1 011	8 8 4 8 8 4 8 8 4 8 8 8 8 8 8 8 8 8 8 8	T-0076	0 WXF 0-1 0 WXE 0 1 WMF 0-1
Lower Byte Min Load Mult CTE Load Shift Command Internal Max Read Enable Upper Byte Max Load Command	1.91.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	011 1 81 1 81 3 211 6 9 3 3 010 1 011 1 011	8 8 4 8 8 4 8 8 4 8 8 4 8 8 8 8 8 8 8 8	T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076 T-0076	0 WXF 0-1 0 WXH 0-1 0 7 WMF 0-1
Load Shift Command Load Shift Command Load Shift Command Internal Max Read Enable Upper Byte Max Load Command	1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	1 8L 1 8L 1 8I 1 8I 2 6I 3 2II 6 3 3 6 4 6 1 1 0II 1 0II	8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 8 4 8 8 8 4 8	I-0076	0 I WXH O-I WXE 0 I WMT O-I 0
Lower Byte Min Load Mult CTE Load Shift Command Internal Max Read Enable Upper Byte Max Load Command	1.61.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	011 1 81 011 81 81 9 3 1 91 011 1 011	8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 8 4 8 8 8 4 8	I-0076	0 WXF 0-1 0 WXE 0 1 WMF 0-1
Upper Byte Min Load Mult CTE Load Shift Command Load Shift Command Internal Max Read Enable Internal Max Read Enable	1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	1 8L 1 8L 1 8I 1 8I 2 6I 3 2II 6 3 3 6 4 6 1 1 0II 1 0II	8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 8 4 8 8 8 4 8	I-0076	0 I WXH O-I WXE 0 I WMT O-I 0
Load Shift Command Load Shift Command Load Shift Command Internal Max Read Enable Upper Byte Max Load Command	1.61.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1 1.02.1.1	011 1 81 011 81 81 9 3 1 91 011 1 011	8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 4 8 8 8 4 8 8 8 4 8	I-0076	0 I WXH 0-I WXE 0 I WMT 0-I 0

	1.8.51.1	3	BS	7	u/7-0076	
	1.5.2.1	Į	BŢ	ĭ	9-0076	•
	1.2.3.1	ī	SA	ī	9-0076	
	1.4.4.1	7	73	Ī	7-0076	
	1.2.2.1		Trans		7-0076	
Display Board	1.2.2.1	z T	70	ī	7-0076	
Display Board	1.2.2.1	Ţ	2.A	Ţ	7-0076	
Display Controller	1.1.16.1	1+	917	7	I-0076	
RAM Controller	1.11.12.1	12	L12	7	1-0076	
	1.9.1.1	II	KIZ	7	1-0076	
RAM Controller	1.1.12.1	ク	KIt	7	1-0076	
RS232 Interfaces	1.81.1.1	οτ	K8	9	T-0076	
	1.9.1.1	6	7.T2	7	T-0076	
Front Panel Control	1.12.1.1	77	E16	6	1-0076	
Front Panel Control	1.12.1.1	13	FIZ	6	1-0076	
General Reset	2.1.1.1	18	67H	7	1-0076	KEZEL
(TJAH						
General Reset Line (Boot with	1.8.1.1	7	717	τ	1-0076	KEZEL
ADC Board	1.2.2.1	7	SA	τ	8-0076	
100/50 MHZ Select	1.5.4.1	9	ΚΪ	Ž	I-0076	RATE
+E-P - IIV 03700 F	ויזיזיז	7	-F30	ς	I-0076	
Dynamic RAM	1.41.1.1		K73-	5	1-0076	
DRAM Row Address Strobe	1.21.1.1	6	K51	ם ל	T-0076	SAA
odox+2 sporbby mod WAGG	1 (1 1 1	O	LGA	7	1 0070	244
	1.01.4.1	τ	DS	ħ	7-0076	
Post/pre Trig Select	1.4.4.1	Š	ZA 24	ί	7-0076	PRT
100[05 m;m 1, 1d	. / / .	3	v	ı	7 0070	and d
Timer	1.1.24.1	+9	ZID	6	T-0076	L
Display Controller	1.31.1.1	s'ī	717	7	T-0076	9
Display Controller	1.31.1.1	7	KT6	7	T-0076	9
Battery Backup	1.22.1.1	+7	620	Ż	I-0076	Ś
Minin X Taming	1.91.1.1	7	SIH	7	I-0076	
RS232 Interfaces	1.81.1.1	カ ' ፒ	LIO	9	T-0076	ታ E E
				9	T-0076	c C
RS232 Interfaces	1.81.1.1	61	r3			J C
RS232 Interfaces	1.81.1.1	^ヤ	210	9	I-0076	
Front Panel Control	1.02.1.1	Ţ	075	6	I-0076	2
Front Panel Control	1.1.20.1	13	615	6	1-0076	7 7
Front Panel Control	1.1.20.1	10	619	6	T-0076	6
	1.6.4.1	7	80	τ	7-0076	τ
	1.5.2.1	13	SΑ	τ	9-0076	0
	1.5.2.1	SI	ſΑ	τ	9-0076	0
	1.6.2.1	τ	ĮΑ	Ţ	9-0076	0
Peripheral Decode	1.1.6.1		118	τ	T-0076	PR 0-7
Pots Clockwise End	1.5.2.1	Ţ		τ	5-0076	
Front Panel ref +5 V	1.12.1.1	OI	Conn	6	T-0076	b kee
Probe Calibration Output	1.2.1.1			Front		PROBECAL
	1.25.1.1	9	EI	or	I-0076	
	1.28.1.1	ξ	Ee	εī	T-0076	PRCAL
		J	,			

	~.~~.~				T 005	
99	1.32.1		switch		1-0076	****
CHAN 1 Trigger	1.18.1.1	шЭ	013	7 I	I-0076	TCHI
Trig to 9400-4 TDC	1.32.1.1		T 992		T-0076	Ţ
ADC Board	1.1.8.1	5,5	BI	3	8-0076	
Sample Sync	1.6.1	5'7	εī	7	ታ =00ታ6	SANC
Display Board	1.2.3.1	7	ВS	Ţ	7-0076	
Display Line Synchronization	1.8.1.1	13	KIZ	7	T-0076	SIDIS
and Y bas X	1.2.3.1	TO	DI	7	7-0076	
Start Vector	1.2.2.1	6	BŢ	τ	7-0076	SLAEC
Min/max/multiply	1.02.1.1	11	60	8	T-0076	
gnimiT xsm\niM	1.91.1.1	ς	SII	L	T-0076	
Signed Mult CTE	1.91.1.1	8	OTH	L	T-0076	SZE
KAM Sequencer	1.21.1.1	OT	r;o	7	T-0076	
- · · · · -	1.21.1.1	Ţ	r50	ς	T-0076	
	1.51.1.1	8	K51	Ŝ	T-0076	
	1.81.1.1	ĭ	F21	ς	T-0076	
RAM Address Select	1.81.1.1	Ť	C71	5	1-0076	
Address Soloot		٤	100	3	£ 0070	
Select DRAM Row Col Mux	1.11.12.1	77	KI3	7	T-0076	ZEC
MIN TO HOU WARD TOOLO?	010		AMG	ξ	I-0076	045
מוכת דוו במולה אולה אולה אולה אולה	1.7.1.1		HSO	ī	I-0076	INIS
ORed Interrupt Request		7[NIS
Front Serial Data Shift in	1.12.1.1	٤	219	6	1-0076	ZEX
Signed Multiplicator	1.91.1.1	ς	9TH	7.	T-0076	Yas
Frontend Control CHAN2	1.1.31.2	8	F12	12	T-0076	
Frontend Control CHAN1	1.1.31.2	6	7-E	12	T-0076	73700
Front Panel Control Clock	E.1E.1.1	L	ÞΗ	II	T-0076	SCKP
Front Panel Control	1.1.20.1	7	6H	6	1-0076	
Analog Frontend Control	E.1E.1.1	OI	ÞΗ	II	T-0076	
Calibration Controller	I.TI.I.I	TO	ÞΗ	II	1-0076	
Front Panel Shift Clock	1.12.1.1	9	717	6	T-0076	ZCK
•	1.4.1.1	3	6II	Ţ	T-0076	
Bus Buffer	1.01.1.1	ς	E78	7	I-0076	
data)						
Read Write CPU Bus (dir of	1.1.1.2	6	H79	7	T-0076	M/
Trigger System	1.8.4.1	9	СŢ	ε	7 -0076	
Interpolation TDC	1.4.12.1	L	ÞΨ	ク	7- 0076	
Keady	1.8.4.1	8	ЕЗ	3	7- 0076	X
•	1.11.12.1	οτ	rıs	ካ	T-0076	
	1.1.12.1	7	KT3	7	T-0076	
	1.1.1.1	Š	KIS	7	T-0076	
DRAM Controller	1.21.1.1	ī	KIJ	, 7	T-0076	
Calibration Controller	1.71.1.1	οī	F18	9	1-0076	
Internal DRAM Select	1.21.1.1	7	KIS	ħ	T-0076	KZEL
toolog MAGG forgotal	1.7.4.1	7	90	Ţ	7 -0076	X LL D CL
Enable Int Roll Mode	[. h. h. I	۶Į	≧ Α	Ĭ	7-0076	I
show fing tal aldeag	1.7.4.1	3	S V E C	I.	7 0076 7-0076	5
			90 90	Į Į	7-0076	3
	1.4.4.1	6			7-0076	с 7
	[.4.4.I	5	90 70	Ţ		7
	1.61.4.1	1	Βλ	S	7-0076	Z I
	1.21.4.1		B3	S	7-0076	
	1.4.12.1	11.1	B¢	サ ー	7-0076	0
Read Functions	I.か.ね.I		8D	τ	7-0076	KF 0-3

	*2.8.2.1	Э	70	7	7-0076	
	1.2.6.2.t		50	7	7-0076	
Integrator	1.2.6.2*		70	7	7-0076	
Y Velocity	1.2.3.1	7	T.D	7	7-0076	$\Lambda \Lambda$
wt toofow w	2.3.2.1	Š	770	3	7-0076	7111
		9				
	1.2.6.2		070	ε	7-0076	
X Integrator	1.2.6.2		610	ε	7-0076	
X Velocity	1.2.3.1	7	63	7	7-0076	XV
_	2.1.1.1	12	H29	7	T-0076	
Peripheral Address						
Valid 68000 Mode Interrupt	1.2.1.1	ΙΙ	Γ I3	Ι	T-0076	Aqv
	1.01.1.1	3	E78	7	I-0076	
(word transf with LDS)	- 0	•				
Upper Byte Data Bus Strobe	2.1.1.1	L	H59	7	T-0076	san
odox12 but of of other manufi	0 5 5 5	<u>.</u>	0011	0	. 0070	
	т•сс•т•т	6	EJ	οτ	1-0076	ÞΙ
	1.25.1.1				1-0076	νī
	1.1.24.1	Ţ	ZH.	6		
•	1.1.24.1	6	FI9	6	T-0076	ケエースエ
	1.21.1.1		Γ50	ς	T-0076	72-74
	1.71.1.1		122	ς	1-0076	72-14
Derived Clocks	1.11.15.1		K50	^ヤ	T-0076	T 12-15
	1.21.1.1	ΙΙ	דזל	7	T-0076	II
		9	SD	ξ	u/Z-1076	6
	1.12.3.1				475-1076	6
	1.8.81.1	Ţ	BI	ξ		0
	1.12.3.1	11	ÍA	7	u/7-1076	8
	1.1.12.1	ε	TIT	ヤ	T-0076	8
Derived Clocks	1.21.1.1		KI8	7	T-0076	II-4 I
	1.21.11	13	K18	ヤ	T-0076	
2 MHz Clock	1.21.1.1	9	KIL	り	T-0076	£T
4 MHz Clock	1.21.1.1	ΣĮ	KI1	ゥ	T-0076	$_{ m LS}$
• • • • • • • • • • • • • • • • • • • •	1.1.32.1	ς	BI3	13	I-00 7 6	
Pow Trig Threshold	E.1E.1.1	8	Ct	II	1-0076	IKICTO
f f a fa a fm a f a m 2	1.32.1.1	8	EIS	ΕĪ	1-0076	
High Trig Threshold	£.1£.1.1	ÞΙ	75	ΪΪ	T-0076	LKICHI
Neg Trig to 9400-4	1.32.1.1	7 7	EIA	EI	1-0076	TR bar
			K8	CL		
Triger System	1.8.4.1	10		C-T	7-0076	NT T
4-0046 of girl soq	1.1.32.1	ε	EIA	13	1-0076	AT
	1.1.3.1	ε	116	Ţ	T-0076	
(disable auto reboot)						
Test Mode for 4928 Tester	1.11.1.1	£.s	toLz	ε	AMG	LEZL
	1	13	70	7	7-0076	
A and B Delay	1.01.4.1	τ	70	ħ	7-0076	
Interpolation TDC	1.4.12.1	ÞΙ	ÞΑ	7	7-0076	
Trigger System	1.8.4.1	7	75	3	7-0076	ID
Power on Reset	1.2.1.1	6	711	τ	1-0076	
u u	1.31.1.1	77	917	ħ	1-0076	
	1.31.1.1	7	KJ6	7	I-0076	
Clear State Abort	1.31.1.1	ς	917	7	1-0076	LCL
+404A 04042 400ED	1.28.1.1	_	witel rie		1-0076	100
CHAN 2 Trigger		. С.	010	SI	I-0076	TCH2
remairT (MAH)	1.18.1.1	~~건	ULU	7 }	1 0070	CHVIII

 ed.	Analog Power	1.61.4.1	II	LΙ	9	7-0076	Λ 7T-
	Analog Power	1.61.4.1	7	ΔI	9	7-0076	V SI+
	Analog Power	1.78.1.1	ino	ŁIJ	91	T-0076	v 21-
	Analog Power	1.78.1.1	tuo	LIO	91	1-0076	ν 21+
	Analog Power	1.78.1.1	no	EIO	91	1-0076	ν ε-
	Analog Power	1.78.1.1	цno	ero	91	て-0076	ν ε+
	Z Cutoff	1.1.7.1		Conn	τ	L-00 7 6	ZC
	Z DAC Output	1.2.4.1	7	13	7	7-0076	Z
		1.01.8.1	ΙΙ	9Н	9	£-0076	
•	ADC Slot Select	f.ff.f.t	ςŢο	1	ola DOA	I-0076	XX
	Y DAC Output	1.2.3.1	7	79	2	2-0046	X
		1.01.8.1	7	9Н	9	E-0076	
	ADC Slot Select	1.11.1.1	Tis	10	ADC al	1-0076	XX
	JuqjuO DAG X	1.2.3.1	7	Ct	2	7-0076	X
		1.2.2.1	OI	CS	7	7-0076	MLAEC
	X	EOAX sud EOA	3.5	Same	3	7-0076	MKAEC
	Write Functions	1.6.2.1		C8	τ	7-0076	MEO-3
Write Strobe	DKAM Upper Byte	1.1.12.1	3	K5.1	7	T-0076	MEN
	DRAM Lower Byte	1.1.1.1	۷	K51	ħ	1-0076	MET

This section lists the buses of the 9400 DSO and their sources and destinations to board level and page number of schematic.

tum\xsm\niM	8	T-0076	51-0	
Min/max/mult timing	L	T-0076	1 22-23	
Backup RAM	L	T-0076	L-0	
RS232 interfaces	9	T-0076	8-12	
DKAM	ς	I-0076	51-0	
Display controller	7	T-0076	I- 0	
TDC slot	ε	T-0076	SI-0	
Jola AMG	ε	T-0076	51-0	
ADC slots	ε	T-0076	51-0	
Terminations	2	I-0076	ST-0	
Data buffer	7	T-0076	SI-0	
ffered) of the 68000 CPU		Data bu	SI-0	BD
11aD 00089 odt 30 (boxo33		d atad	31.0	uu
Extra RAM	ε	7-1046	2-17	
Extra RAM	7	Z-T076	8I 6	
GPIB board	I	7-1076 71	9-5 E-I	
GPIB board	Ţ	9-0076 7T	9-5 E-I	
TDC board	- τ	7-0076	7-7	
ADC boards	L	£-0076	5I- 7	
ADC boards	9	€-0076	E-I	
Front panel logic - see FA	6	T-0076	S-T	
Васкир КАМ	Ĺ	I-0076	II-I	
RS232 interfaces	9	I-0076	£-T	
RAM address select	Ś	T-0076	9T-T	
Jols AMG	٤	I-0076	1-23	
4.5- AVG	C	£ 0070		
ered) of the 68000 CPU	ellud)	Address bus	1-23	AA
Front panel board	I	S-00 7 6	97-88	
Probe calibrator control	-	I-0076	97	
Temperature measurement	6	I-0076	77	
Trigger signal		I-0076	77	
50 ohm overload detection		T-0076	38-40	
Front panel logic	6	T-0076	97-88	
		and front par	,, 20	
og data from frontend			97-88	INA
	-	• -		
Adress buffer	7	1-0076	£2-1	
68000 СРИ		T-0046	1-23	
Peripheral decoder		T-0076	81-91	
Ebbows		T-0076	71-1	
Address space bank decoder		T-0076	17-61	
lered) of the 6800 CPU	ınqun)	Address bus	1-23	A

```
Attenuation
                           ÞΨ
                                SI
                                     I-0076
                                                      87-97
                                                      87-97
          Attenuation
                          EI5
                                T 5
                                     I-0076
            Relays Couplings
                                                      21-23
                                SI
                                     I-0076
            033-35 Couplings
                                     I-0076
                                                      21-23
                                71
          Attenuation
                                                      81-91
                                7I
                                     I-0076
                           D.
          Attenuation
                                7.T
                                     T-0076
                                                      8T-9T
                            73
            Relays Couplings
                                                      II-I3
                                ħΙ
                                     1-0076
                                     T-0076
            Couplings
                        £-10
                              12
                                                      II-I3
       Frontend Attenuation and couplings
                                                      11-28
                                                                C
                    Extra RAM
                                ε
                                     7-1076
                    Extra RAM
                                     7-1046
                                7
                    TDC board
                                Ι
                                     7-0076
                   ADC boards
                                9
                                     €-0076
           Front panel logic
                                6
                                     T-0076
          Display controller
                                     I-0076
              CTOCK Renerator
                                     I=0076
    S Buffered memory controls
                                     I-0076
                     BYS BIDS BIDS BKM BMK
                                                               BL
            Front panel logic
                                6
                                     I-0076
         Min/max/mult timing
                                     T-0076
                   Backup RAM
                                1
                                     I-0076
               RAM controller
                                     I-0076
                                                               BR
  BACK BATT CK HALT RESET SYDIS TCL T2-15
Bank and peripheral decoders
                                     I-0076
                     BK and PR for details
Banks and peripherals BK + PR - see under
                                                             BKbB
                    Extra RAM
                                7
                                      7-1046
                     Jola AMG
                                      I-0076
                                                          L
                                ε
                   ADC boards
                                                          9
                                9
                                      £-0076
                                                          9
                    alola DUA
                                ٤
                                      T-0076
                        Spare
                                                          ς
              Data bus buffer
                                7
                                     I-0076
                                                          7
                                                          7
              DRAM controller
                                7
                                     I-0076
                                                          3
           Peripheral decoder
                                Ţ
                                      1-0076
                        Spare
                                                          7
                        Spare
                                                          τ
              Data bus buffer
                                7
                                                          0
                                      T-0076
                        EPROMS
                                Ţ
                                      1-0076
                                                          0
                 Bank decoder
                                Ţ
                                      T-0076
                                                      · L-0
                        yqqıeza absce psuka
                                                               BK
                    Extra RAM
                                ε
                                      7-1076
                                                       51-0
                   CPIB board
                                τ
                                      7-1076
                                                       91-0
                   CPIB board
                                Ţ
                                      9-0076
                                                       ST-0
                    TDC board
                                      7-0076
                                                       51-0
                                τ
  ADC boards a20-27 + c20-27
                                9
                                     €-0076
                                                       51-0
                         Timer
                                6
                                     I-0076
                                                       51-0
Kront panel logic - see FD/V
                                      I-0076
                                                       11-0
```

Encoded interrupt bus 9400-1 l Int lines from int decoder 9400-1 lines to 68000	2-0 2-0 2-0	Ibr
9400-1 3 Test slot 9400-1 3 GPIB board 9400-1 3 Test slot	/ 9 9 9	
9400-1 9 Front panel logic 9400-1 3 DMA slot 9400-1 6 RS232 interface port l 9400-1 3 TDC slot	2 7 7	
Interrupt lines 9400-1 l Interrupt decoder	L-I	INI
Front panel data 9400-1 9 Front panel logic 9400-5 2 Front panel board	11-0 11-0 11-0	ŁD
9400-1 I Bank decoder control	I-0 I-0	ЪС
Front panel address 9400-1 9 Front panel address	S-I S-I	AŦ
Address bus for display controller 9400-1 4 Display controller 9400-1 5 RAM address select	7T-T 7T-T 7T-T	УQ
Data bus (unbuffered) of the 68000 CPU 9400-1 1 EPROMs 9400-1 2 Data buffer	SI-0 SI-0 SI-0	D
Frontend controls 9400-1 12 Digital frontend controller 9400-1 15 9400-1 9 Front panel serial data line	11-28 11-18 11-18 21-28 0	cs
9400-1 5 Calibration register 9400-1 6 Calibration DAC Digital data for calibration system 9400-1 5 Calibration register 9400-1 6 Calibration DAC	21-0 21-0 11-0	CD
ACAL GUDCAL CA CALEN CD		CAL
Address bus for analog frontend control 9400-1 5 Calibration register 9400-1 11 Analog frontend control	£-1	CA

•			
ont panel and calibration ADC for front panel/frontend Data bus for FD to front panel	Data for fro 9400-1 9 9400-1 9	II-0 II-7 SI-0	Λ
9400-4 to 9400-3 boards ADC and TDC slots ADC boards TDC board	moal sud ssearbbA 5 1-0049 7 5-0049	SI-S SI-S SI-S	AT
Clock generator Calibration register Probe calibrator Timer	6	2-15 12-14 14 14	Т
RS232 select/buffer RS232 port l RS232 port 2	RS232 data 9400-1 6 9400-1 6 9400-1 6	Δ-0 Δ-0 Δ-0	S
Bus buffer Calibration register DRAM Display slot Display board	9400-1 7 9400-1 7 9400-1 2 9400-1 2 9400-1 7	SI-0 SI-0 SI-0 SI-0	яя
ssing Peripheral decoder RDC slot TDC board Front panel logic RS232 interfaces Min/max/mult timing Backup RAM Display controller	6 T-0076 7 T-0076 7 T-0076	2 9 5 7 5 7 1 1 4-0	Ъ
Min/max/mult		S1-0	WD
Min/max/mult circuit address bus RAM address select DRAM address pins	DRAM multiplexed 9400-1 5 9400-1 5	21-0 7-0 7-0 7-0	LD
M address select RAM address select	Ad ni eus aestbba 2 L-0040	7-0 7-0	A.I

1.23.1 Introduction

This section is a simple description of the GPIB interface as an aid to understanding the interface in the $9400\,$ DSO: it is not intended as a complete specification of the system.

The GPIB system is designed for the interaction of a number of interacting devices, which may transmit or receive information as required. The system includes data lines over which the actual data are sent, bus management lines for control, and handshake lines to ensure correct acceptance of data at the right destination. The main features of the bus are summarized below:

Maximum number of devices 15 20 meters or 2 meters or 2 meters per device, 3 meters per devic

Note that more than half of any connected devices must be powered up, even if they will not be used.

	ν 4.0+ ν ε.ε+	Active level Inactive level
Remote enable	КЕИ	
Attention	ИТА	
Service request	ЗКО	
Interface clear	IEC	
End or identity	EOI	Bus management lines
Not data accepted	NDAC	
Not ready for data	NKED	
Data available	VAC	Handshake lines
DIO 1 to 8	8	Data lines

Note that all signal lines are active low, and that they are wire ${\tt ORed}$ to allow participation by all devices.

In addition, there are 8 ground lines, making a total of 24 lines. A diagram of the connector will be found in Section 4, Connectors and Cables.

following functions must be provided -In order to allow satisfactory interconnection of several devices the

- Enabling any device to transmit data
- Preventing any device from transmitting data
- Enabling any device to receive data
- Preventing any device from receiving data
- Transmitting data to a specific device
- Ensuring that transmitting takes place only when reception is Ensuring that only one device is transmitting
- possible
- Enabling any device to request servicing
- Identify type of data to be sent

can be a "controller". be de-activated by the commands "untalk" and "unlisten". Also a device Any device can be activated into the "talk" or "listen" state, and can


Ţ	controllers	cnrrent	ÌΟ	unwper	Maximum
ÞΙ	listeners	cnrrent	Ιo	unmper	Maximum
τ	tslkers	cnrrent	lo	unmper	Maximum

Function of bus lines:

- Data Available; talker says the data on the line are valid. VAG
- go high, before talker can send. data. All listeners must release the NRFD line, i.e., let it Not Ready For Data; listener says it is not ready for more - NRFD
- listeners have released this line, i.e., it goes high. data. Talker must hold all data lines steady until all Not Data Accepted; listener says it has not yet accepted the - NDAC

.<5.65.1.15 in researting the system is given in <1.1.23.23. simple timing diagram is given in <l.l.23.12, and another way of next step. Progress is made at the speed of the slowest Listener. A so that any one device asserting the signal prevents progress to the the NRFD and NDAC are easy to implement by a wired OR system,

- EOI End Or Identify; talker sends this with last byte of a block transfer to indicate last byte. Also used with ATM to parallel poll devices for their Status Bit.
- IFC InterFace Clear; places the GPIB system into a quiescent state.
- SRQ Service ReQuest; any device can send it to the controller to indicate need for attention, and to request interruption of current operations.
- ATW ATteWtion; controller sends this to specify whether DIO lines are to be used for interface messages, e.g., addressing, or for
- REW Remote ENable; selects a device as being under local or remote control
- Addressing of the devices on the GPIB bus is made by a switch which can select values from 0 to 30.
- For more detailed information on the GPIB bus consult a specialized
- The principles of GPIB are quite simple the system must wait for all users, and lines are wire ORed so that all can pull the lines down.
- The handshake sequence is illustrated in two ways. In <1.1.23.1> the signal waveforms are sketched, while <1.1.23.2> is a flowchart.




DATA BYTE TRANSFER IN GPIB IEEE-488

Figure 1.1.23.1

The handshake timing sequence proceeds as follows:

·[-1 10] sA	5.1
pulling NDAC low for the next cycle.	-
The listeners one by one accept this, the first one	44
.bilsv	
The source sets DAV high to show this byte is no longer	£3
one lets MDAC go high.	
The listeners one by one accept the data, and the last	73
show it is no longer ready for a new byte.	
The first listener to accept the data pulls down NRFD to	τı
Sources pulls down DAV to validate data.	10
allows MRFD to go high.	
Acceptors one by one become ready for byte. Last one	[-]
the next data byte on the data lines DIO1-8.	
	кьетушуизку

HANDSHAKE TIMING SEQUENCE IN GPIB IEEE-488 Figure 1.1.32.2



CHAPTER 2

TEST, ADJUSTMENT, CALIBRATION, FAULT FINDING and REPAIR

Table of Contents

2.0 Introduction

səxoq	OL	sdnares	әүз	ot	refers	"noisi	vib"		chapter, small di		
										: ə	JoN
									6-0076 5-0076 7-0076 7-0076	ς. ε. 4.	サ・2 サ・3 サ・3 サ・3 サ・3
					0076 э	tor th	gnres	nt Proced	ıəmjsиţр∀		ታ ・ ፘ
					Boards		•	٠	Fault Fir 9400-2 9400-7	s. 7.	2.3 2.3 2.3 5.3
						цә	u gcre	on Scree Image on	Symptoms No Image Abnormal Abnormal	2.	2.2
					дике	Proce	TesT	tormance:	Basic Per		1.2

This chapter is intended primarily for those who may have to test, modify, upgrade or repair a 9400 in the field, i.e. without the specialized test gear which is available at the large LeCroy offices. It will be assumed that the reader only has the normal electronic workshop facilities, but he should have the use of the following:

- Tektronix 485 analog scope or other fast scope
- Good PET probe for the above
- Function generator
- EHT dummy load or safe receptacle for an EHT cable

Because of the complex nature of the 9400 the provision of an exhaustive diagnostic system is not feasible: what is provided here is an attempt to give enough guidance to locate a fault to the correct board, and perhaps to pin-point the fault in easy cases. The arrangement of the boards within the 9400 < 5.0.2 means that access to parts of the 9400-2 and 9400-3 boards is impossible, as is access to any part of the 9400-4. The two 9400-3 boards can, of course, be interchanged for test purposes, but should generally be replaced afterwards.

To make best use of this chapter, reference to the appropriate section of Chapter 1, the functional description, may be needed.

The usefulness of this chapter could be increased as more 9400s are delivered, if anyone who has useful ideas will send them to LeCroy SA or LeCroy Corporation for forwarding. Although in principle the standard repair report is a source of data on faults, it does not normally carry many details of procedures.

2.1 Introduction

This chapter describes 9400 tests which require the use of LeCroy software. The 9400 software includes a small number of test routines which can be controlled from the front panel - these are described in Section 2. Because the system is easy to use, only a few of the operations are described in detail in this section.

910N

The following sections apply only to versions V2.0 and higher. If your right-hand corner of the "Memory STATUS" display page), please ask your stant-hand corner of the "Memory STATUS" display page), please ask your

For further information on the comprehensive software package CALSOFT (order code CSO1, CSO2) for 9400 adjustment and calibration, refer to the CALSOFT operator's manual.

no-nruT 1.1.2

- Check that the correct line voltage is set on the rear-panel power connector.
- 2. Check the following:
- a) that the display comes on after about 10 sec.
- b) that the display is stable (if traces are displayed, turn them all off).
- c) that the range of INTENSITY and GRID INTENSITY is reasonable.
- 3. Wait about 10 minutes for the 9400 to reach a stable temperature.

of the power supplies oscillate. supplies operate correctly. Low frequency noise may be observed if any This test verifies that the front-end components, ADC and power

- 1. Turn on the Channel 1 and 2 traces, turn the others off.
- 2. Set the 9400 so that a single grid is displayed on the screen.
- 3. Set the controls of the 9400 as follows:
- a) Input coupling: I MM, DC (Channels 1 and 2)
- b) Fixed gain: S mV/div (Channels 1 and 2)
- c) Variable gain: 1 (Channels 1 and 2)
- q) Trigger Stope: pos. or neg.

200rce: LINE

Coupling: DC

Delay: zero Wode: NORM

- 4. Setting the time base to 10, 5, 2, 1, and 0.5 msec/div in turn,
- a vertical division wide. a) that the displayed waveforms are constant bands less than 2/2 of
- b) that there is no discernible periodic structure.
- trace at a time. in the displayed trace. This is best seen by displaying only one slowly through the entire range and check that there is no change 5. Using the offset control, move the Channel 1 and Channel 2 traces

Solution to Problems

:Buiwolloi If there is a low frequency structure of the order of 1 kHz, check the

no effect on the noise problem. Verify that the absence of the lower 9400 cover has circuits. RF-shield towards the 9400-1 main board, creating shorts right-hand front toot of the lower 9400 cover may push the some of the older versions, the screw head which holds the a) Is the lower RF-shield of the front-end correctly installed? In

b) Have any of the 4 supply voltages oscillations of more than 50 mV (peak-to-peak) amplitude in the frequency range of 50 Hz to 200 kHz (check for time-base settings 10 msec/div through 10 usec/div). If this is the case, the power supply must be repaired. Note that power supply oscillations may occur particularly at high temperatures (use a heat gun to verify a repair).

2.1.3 Offset

1. Set up the 9400 as follows:

- a) Channel 1: on (turn off all the others)
- b) Volts/div: 5 mV/div
- c) Time base: 10 msec/div
- d) Trigger Mode: Norm
- Source: line
- Slope: Pos. or neg.
- Input set to GND
- 2. Switch the bandwidth limit on and then off again to calibrate both channels.
- 3. Center the trace in the middle of the screen.
- 4. Switching between a) 1 MM: DC and GND,
- p) 20 &: DC and GND,
- c) 50 A: AC input and GND,

approximately 1 mV.

- 5. Repeat steps 1 through 4 with Channel 2 on and Channel 1 off.
- 6. If any channel fails the offset test, measure the input impedance in the 1 MQ and 50.5 Ω DC modes with an ohmmeter. The readings should be within 1%.

2.1.4 Front-end Check

1. Set up the 9400 as follows:

- a) Channel 1 on, (all other traces off)
 b) Trigger Source: Ch 1,
 Course: Ch 1,
- Coupling: DC coupling
- Woge: norm
- DeJsу: О
- trigger level: 0.00 div.
- Slope: negative or positive

c) Channel 1: Volts/div: 1 V/div,

Signal coupling: 50 2 Time base: 0.1 µsec/div.

- output) to CH 1. 2. Connect a 6 V p-p 1 MHz square wave from a function generator (50 Ω
- 3. Set the interleaved sampling mode on.
- 4. Check the following:
- (e.g. + 20%) overshoot. On the rising and falling edges there should not be a large
- .vib\V I.O of jes 5. Repeat step 4 using a 600 mV p-p signal with Channel 1 Volts/div
- to 10 mV/div. 6. Repeat step 4 using a 60 mV p-p signal with Channel 1 Volts/div set
- 7. Repeat steps 1 through 6 for CH 2 (trigger source CH 2).
- steps 1 to 7 for both channels using these new settings. terminator and set the 9400 to 1 MQ input, DC coupling. Repeat 8. When both channels have been checked at 50 $\,$ $\Omega_{\rm s}$ use an in-line 50 $\,$

Preparation for Internal Tests 2.1.5

to further modify the display, if required. histogram. You may nevertheless use the manual controls of "EXPAND A" cally expands the display and centers it on the newly acquired "EXPAND A". When each individual test is performed, the 9400 automatiand the 9400 is set to display the expansion of Memory C under trace menu is entered (see Section 7), the entire Memory C buffer is cleared accessed through the (expanded) display controls. Whenever the test results of which are stored in reference memory C, and normally The 9400 is capable of executing a number of autonomous tests, the

Entering the Internal Test Menu 9.1.2

- button until this is the case. should appear to the left of the grid. Otherwise push the "Return" 1. Ensure that the 9400 is in the "root" menu, i.e. only "Main Menu"
- spontd appear. bressed, push the top button, "Main Menu". The "Test Modes" menu parton (the one above SCREEN DUMP) 2. While keeping the lowest menu

3. To make sure that the 9400 triggers, set the trigger controls as follows:

Trigger source: LINE Trigger mode: NORM

This ensures that the front-end is recalibrated whenever the input conditions are modified during the following test procedures.

2.1.7 Internal TDC Calibration

The 9400 calibrates the 10 psec time interpolator on the 100 MHz time base when the time base is modified. If this calibration fails (i.e. one of the peaks described below is missing), this may give rise to "jumps" in the display of INTERLEAVED waveforms at intervals of 10 nsec.

- 1. Push the fourth soft key "TDC-Cal, int. trig.". Within less than a second, the distribution displayed in the upper screen picture in Figure 1 should appear.
- 2. Check that the distribution contains 2 peaks, each at least 2 vertical divisions high.
- 3. Use the Position knob to center the left-hand peak on the display.


- 4. Turn the Time Magnifier knob clockwise to expand to 5 µsec/div.
- 5. Check that the width of the distribution is more than 1 horizontal division.
- 6. Repeat steps 3, 4 and 5 for the right-hand peak.

Solution to Problems

If either peak is missing or is too narrow, adjust the timing capacitor (TEST DLY ADJ) on the 9400-4 time-base card as follows:

- 1. Remove the top cover.
- 2. Locate the capacitor which is about 2 inches below the rear edge of the 9400-8 timing bus card.
- 3. Turn the capacitor 1/8 of a turn either way and check its effect by redoing the measurement, i.e. by pushing "TDC-Cal, int. trig."

INITIAL AND EXPANDED TDC TEST WAVEFORM



This test allows the user to check whether the dynamic range of the programmable input amplifiers is sufficient. If it is not, the 9400 cannot calibrate itself correctly, and the ground line jumps when the bandwidth limit is switch on and off.

- 1. Set the bandwidth limit OFF.
- 2. Set the Channels 1 and 2 VOLTS/DIV controls to 5 mV/div.
- 3. Push the soft key "Chan I and 2 Gain Curves". The gain curves should appear within 5 seconds.
- 4. Check that the 2 gain curves (shown in Figure 2):
- a) are at least 1/4 division above the gain = 1 line on the left flat-top.
- b) decrease to at least 1/4 division below the gain = 0.4 line.
- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
- a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
 b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
- c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF




Figure 2

This test permits the user to verify that the 9400 reliably measures the gain of the front-end amplifiers. It may not do so if there is noise present which influences the gain measurement. In this case, the calibration of the front-end may not work.

Mote: this test is performed with the calibrated gain set to 1.00. The vertical scale is changed to 1 percent per division for easier observation. The absolute position of the measured gain is a measure of the precision of the gain calibration.

- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of Channels 1 and 2 to 5 mV/div.
- 3. Press the soft key "Gain vs. Time, l + 2". The new distributions should appear within 15 seconds.
- 4. Check the two curves (which should resemble those shown in Figure 3) as follows:
 The deviation from the center (1.0 gain) line should be within the following limits.


7% D20	osa zi	Gain
%7 [∓]	%S.1 ±	vib\Vm ∂
%S:I =	%8°0 ∓	ofper

5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:

- a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
- b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
- c) Ch. I and 2: 20 mV/div; bandwidth limit ON and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

Solution to Problems

If the width of the band is too large, check for low-frequency noise, (see Section 3).




GAIN VS. TIME CURVES Figure 3

This test permits the user to check if the offset of the second front-end amplifier has been correctly adjusted.

- 1. Set the Bandwidth Limit OFF.
- Z. Set the VOLTS/DIV control of Channels 1 and 2 to 5 mV/div.
- 3. Press the menu button "<Offset> vs. Dac-gain". The new curves should appear within 20 seconds.
- 4. Check the two offset curves (as shown in Figure 4)
- a) the curves should be rather horizontal, i.e. the difference between the left edge and the right edge should be less than l vertical division.
- b) the vertical position of the curve should lie in the 4 major central divisions.
- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
- a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
- b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
- c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.
- NOTE: Since the adjustment of the output offset of the HVV200 is common to bandwidth limit ON and OFF, check that the deviations from a horizontal curve are as symmetrical as possible, i.e. by equal amounts above and below the center.

Solution to Problems

If an offset curve is not horizontal enough, the offset of the second amplifier (within the HVV200) must be readjusted. This requires a repetition of the calibration of the output offset of the corresponding HVV200.



OFFSET VS. GAIN DAC

Figure 4

This test allows the user to check the DC integral non-linearity and the offset-calibration of the front-end amplifiers.

1. Set the Bandwidth Limit OFF.

2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div.

3. Press the soft key "Integral N-Linearity". The new curves should appear within about 10 seconds.

4. Check the integral non-linearity curves. (Figure 5 shows an example where the results for channel 1 are not satisfactory.)

The curves must be within the following deviation from the center (0%) line. (1 division = 1%.)

(1	t somińgii)	ε	7	Ţ	(leftmost)	Сигче
	<i>7</i> 8	76 0	700		,,,,	nisə
	%S•7	%7	%7	%7	%S.2	vib∖Vm ∂
	% 7.	%7	%S.1	%7	%7	ofper


5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:

a) Ch. 1 and 2: 5 mV/div; bandwidth limit 0N and OFF. b) Ch. 1 and 2: 10 mV/div; bandwidth limit 0N and OFF. c) Ch. 1 and 2: 20 mV/div; bandwidth limit 0N and OFF.

d) Ch. 1 and 2: 50 mV/div; bandwidth limit 0N and OFF.

Solution to Problems

If any of the curves is outside the limits, the HVV200 of the corresponding channel has an integral non-linearity out of specification and should be exchanged. However, a bad offset calibration may give rise to deviations outside this tolerance. This would show up as a systematic vertical offset of the outermost curves (of the 5 sub-curves) with respect to the other curves.



INTEGRAL NON-LINEARITY CURVES

Pigure 5

```
bandwidth within specification at 50 Q input impedance.
The purpose of this test is ensure that the entire 9400 system has a
```

- instrument as follows: 1. Set up a Tektronix SG 503 Leveled Sine Wave Generator or equivalent
- a) Frequency: approximately 0.5 MHz
- b) Amplitude Multiplier: x 1
- c) Output Amplitude 5.0
- 2. Connect the output of the SG 503 to the Channel 1 input of 9400
- 3. Set the 9400 as follows:
- a) Channel 1 trace: On (turn off all other traces)
- p) Trigger: Slope: pos. or neg.
- Source: CHAN 1

Coupling: DC

Wode: NORM

Level: 0.00 div Delay: ZERO

c) Channel 1 input: Signal coupling: 50 2

Var. Gain: I Gain: 1 V/div

Offset: about 0

- d) Time base: 0.5 μsec/div
- e) Interleaved sampling: 0N
- f) Bandwidth Limit: OFF
- 5 division peak-to-peak sine wave. 4. Adjust the SG 503 Output Amplitude and Channel 1 offset to get a

divisions (3 dB point). the sine wave peak-to-peak amplitude is 0.7 x 5 divisions = 3.5 5. Increase the SG 503 frequency while decreasing the Time/div until

6. Read the frequency of the SG 503. The bandwidth specification for the 3 dB point is as follows:

SZI	140	Оґрег
225	071	γίρ/V Ι
OST	125	vib\Vm ≥
[2HW] V0076	[ZHW] 0076	

7. Connecting the output of the SG 503 to Channel 1 or 2 as required, repeat steps 4 to 6 for the following settings of the 9400.

- a) Channel 2, 1 V/div
- b) Channel 1 and 2, 0.5 V/div
- c) Channel I and 2, 0.2 V/div
- d) Channel 1 and 2, 0.1 V/div
- e) Channel 1 and 2, 50 mV/div
- f) Channel 1 and 2, 20 mV/div
- g) Channel 1 and 2, 10 mV/div
- b) Channel 1 and 2, 5 mV/div
- 8. Repeat steps 1 to 7 with the bandwidth limiter ON. The 3 dB point should now be at 30 MHz \pm 20%.

2.1.13 Bandwidth Test at 1 MM Input Impedance

The purpose of this test is to ensure that the entire $9400~\rm system$ has a bandwidth within specification at 1 MQ input impedance.

1. Set up a Tektronix SG 503 Leveled Sine Wave Generator or equivalent instrument as follows:

- a) Frequency: approximately 0.5 MHz
- b) Amplitude Multiplier: x l
- c) Output Amplitude 5.0
- 2. Connect the output of the SG 503 to the Channel 1 input of the 9400 through a 50 Q feed-through terminator.

3. Set the 9400 as follows:

a) Channel 1 trace: On (turn off all other traces)

Source: CHAN 1 2Jope: pos. or neg. b) Trigger:

Coupling: DC

Mode: NORM

Delay: ZERO

Level: 0.00 div

Gain: 1 V/div channel 1 input: Signal coupling: 1 M2

Var. Gain: 1

Offset: about 0

d) Time base: 0.5 µsec/div

e) Interleaved sampling: ON

f) Bandwidth Limit: OFF

- 5 division peak-to-peak sine wave. 4. Adjust the SG 503 Output Amplitude and Channel 1 offset to get a
- divisions (3 db point). the sine wave peak-to-peak amplitude is 0.7×5 divisions = 3.5 5. Increase the SG 503 frequency while decreasing the Time/div until

the 3 dB point is as follows: 6. Read the frequency of the SG 503. The bandwidth specification for

06	08 S	vib\Vm 1 ≤
[ZHM] 40046	[2HM] 0076	

7. Connecting the output of the SG 503 to Channel 1 or 2 as required, repeat steps 4 to 6 for the following settings of the 9400.

- a) Channel 2, 1 V/div
- b) Channel I and 2, 0.5 V/div
- c) Channel 1 and 2, 0.2 V/div
- d) Channel 1 and 2, 0.1 V/div
- e) Channel 1 and 2, 50 mV/div
- f) Channel 1 and 2, 20 mV/div g) Channel 1 and 2, 10 mV/div
- h) Channel 1 and 2, 5 mV/div
- 8. Repeat steps 1 to 7 with the bandwidth limiter ON. The 3 dB point should now be at 30 MHz \pm 20%.

2.1.14 Trigger Level Test for DC and HF REJ

1. Set up any sine wave generator capable of generating sine waves up to 100 Hz frequency, e.g. an Intron IFG-422 or TFG-8101, as follows:

Frequency: approximately 100 Hz

- 2. Connect the output of the generator to the EXTERNAL input of the 9400 and to the Channel 1 input, using a coaxial T-connector (no 50 Ω feed-through terminator). The cable length between EXTERNAL and CHAN 1 should be chosen so that the propagation delay is not greater than 2 nsec.
- 3. Set the controls of the 9400 as follows:
- a) Full Grid
- b) Turn off all traces, except Channel 1
- c) Time base: 1 msec/div
- d) Channel 1 input: Signal coupling: 1 MQ, DC Gain: 0.5 V/div

Var. Gain: 1

0 :19sll0

e) Trigger: Source: CHAN l Mode: WORM

Delay: 50% Pre-trigger (center of screen)

Level: 0.00 div

- 4. Adjust the output amplitude of the sine wave generator to get an 8 division peak-to-peak sine wave, (corresponding to a 2 V amplitude). It is important that the offset of the input be set to zero (use the Panel STATUS menu to verify). Use the offset adjustment of the sine wave generator to center the signal in relation to the screen. Later, the test on the external trigger level requires that the signal should have an absolute range of \pm 2 V.
- 5. Check the sine wave. It should pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position zero (vertical center) within \pm 0.6 division.
- 6. Adjust the 9400 settings as listed first in (a) and then in (b) below. For each, check the resulting sine wave:
- It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position + 3 div (i.e. the second line from the top) within \pm 0.6 division.
- a) Trigger Coupling: DC Trigger Slope: POS and NEG (verify slope at check point) Trigger Level: + 3.00 div
- b) Trigger Coupling: HF REJ
 Trigger Slope: POS and NEG (verify slope at check point)
 Trigger Level: + 3.00 div
- 7. Adjust the 9400 settings as listed first in (a) and then in (b) below. For each check the resulting sine wave.
- It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position 3 div (i.e. the second line from the bottom) within \pm 0.6 div.

- a) Trigger Coupling: DC Trigger Slope: POS and NEG (verify slope at check point) Trigger Level: 3.00 div
- b) Trigger Coupling: HF REJ Trigger Slope: POS and NEG (verify slope at check point) Trigger Level: - 3.00 div
- 8. Disconnect the input from Channel 1 and connect it to input of Channel 2.
- 9. Turn off all traces, except Channel 2.
- 10. Set Input Channel 2: Coupling: 1 M2, DC Gain: 0.5 V/div
- Var. Gain: 1 0 (fiset: 0

11. Set Trigger Source to CHAN 2.

12. Repeat steps 4 through 7 for channel 2.

13. Leave the input connected to Channel 2 and leave Channel 2 on.

14. Set Trigger Source to EXT.

effect on channel 2. Tolerance for the checkpoints: ± 0.8 div. repeat steps 4 through 7 for the EXTERNAL trigger. Observe the 15. With the trigger level set first to $+1.5 \,\mathrm{V}$ and then $-1.5 \,\mathrm{V}$,

Trigger Level Test for AC and LF REJ 2.1.15

203 FEAEFED ZINE MANE GENERATOR, as follows: 2 MHz frequency, e.g. an Intron IFG-422 or TFG-8101 or Tektronix SG 1. Set any sine wave generator capable of generating sine waves up to

Frequency: approximately 2 MHz

feed-through terminator. SG 503 is used, terminate at the Channel 1 input with a 50 Ω the propagation delay is not greater than 2 nsec. If a Tektronix cable length between EXTERNAL and CHAN 1 should be chosen so that 9400 and to the Channel 1 input, using a coaxial T-connector. The 2. Connect the output of the generator to the EXTERNAL input of the

3. Set the controls of the 9400 as follows:

a) Turn off all traces except Channel 1.

b) Time/div: 0.2 usec/div.

c) Interleaved sampling: OFF.

vib\v 2.0 d) Channel 1 input: Signal coupling: 1 MQ, DC

:jesii0 0 Var. Gain: τ cain:

e) Trigger: Source: CHAN 1

50 % Pre-trigger (center of screen) Delay: :əpoW NOKW

.ν 00.0

revet:

- 4. Adjust the output amplitude of the sine wave generator to get about an 8 division peak-to-peak sine wave, i.e. corresponding to a Σ V amplitude. It is important that the offset of the input be set to zero (use the Panel STATUS menu to verify this). Use the offset adjustment of the sine wave generator to center the signal with respect to the screen. Later, the test on the external trigger respect to the screen. Later, the test on the external trigger level requires that the signal have an absolute range of \pm Σ V.
- 5. Check the sine wave. It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position zero (vertical center) within \pm 0.6 division.
- 6. Adjust the 9400 settings as listed first in (a) and then in (b) below. For each, check the resulting sine wave:
- It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position + 3 div (i.e. the second line from the top) within \pm 0.6 division.
- a) Trigger Coupling: AC
 Trigger Slope: POS and NEG (verify slope at check point)
 Trigger Level: + 3.00 div
- b) Trigger Coupling: LF REJ
 Trigger Slope: POS and NEG (verify slope at check point)
 Trigger Level: + 3.00 div
-). Adjust the 9400 settings as listed first in (a) and then in (b) below. For each check the resulting sine wave.

- It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position 3 div (i.e. the second line from the bottom) within \pm 0.6 div.
- a) Trigger Coupling: AC
 Trigger Slope: POS and NEG (verify slope at check point)
 Trigger Level: 3.00 div
- b) Trigger Coupling: LF REJ
 Trigger Slope: POS and NEG (verify slope at check point)
 Trigger Level: 3.00 div
- 8. Disconnect the input from Channel Land connect it to input of Channel 2.

0

- 9. Turn off all traces, except Channel 2.
- 10. Set Channel 2 input: Signal Coupling: 1 M2, DC Gain: 0.5 V/div Var. Gain: 1

:jesii0

- 11. Set Trigger Source to CHAN 2.
- 12. Repeat steps 4 though 7 for channel 2.
- Channel 2 on. 13. Leave the input connected to Channel 2 and leave the trace of
- 14. Set Trigger Source to EXT.

2. Tolerance for the checkpoints: ± 0.8 div. through 7 for the EXTERNAL trigger. Observe the effect on channel 15. With the trigger level set to + 1.5 V and - 1.5 V, repeat steps 4

Bandwidth Test of the Trigger 2.1.16

This test checks the bandwidth of the trigger circuits.

1. Set up a Tektronix SG 503 LEVELED SINE WAVE GENERATOR as follows:

- g) Frequency: 200 MHz
- c) Output Amplitude: 5.5 (i.e. max.). b) Amplitude Multiplier: X l
- the propagation delay is not greater than 2 nsec. cable length between EXTERNAL and CHAN 1 should be chosen so that and also to the Channel 1 input using a coaxial T-connector. The 2. Connect the output of the SG 503 to the EXTERNAL input of the 9400
- 3. Set the controls of the 9400 as follows:
- a) Turn off all traces, except Channel 1.
- b) Time base: 5 nsec/div.
- c) Interleaved sampling: ON
- d) Channel 1: Coupling: 20 8° DC
- Var. Gain: 1 cain: VIB/V 2.0
- 0 :jesllO
- :əpoW NOKW e) Trigger: 20nrce: EXL
- Λ 00.0 revel: 50% Pre-trigger (center of screen) Delay:
- Coupling: DC, LF Rej and AC sequentially

all 3 couplings while the trigger level is at ± 0.20 V. attenuated 200 MHz sine wave must be visible on the display) for 4. The 9400 must keep triggering in a stable way (i.e. a strongly

Manual time-base calibration with WWV standard signal (1 MHz) 71.1.2

used (for example a Marconi 2019A). Any 1 MHz sine wave generator with an accuracy better than 1 ppm can be

1. Press the following sequence of menu buttons:

.ilo unaM Detault Kecall PANEL Main Menu

2. Set the controls of the 9400 as follows:

cain: a) Channel 1: Signal coupling: 50 2 DC

7 hsec/div b) Time base:

Panel Status Menu. 3. Select the main menu and press the button corresponding to

displayed. 4. Adjust the Vertical Offset knob for channel 1 until 0.00 V is

5. Adjust the trigger settings as follows:

0% Pre- (Touch ZERO) Delay:

revel: OO DIA

Coupling: DC

CHYN J

gonzce:

ИОГШЭТ :apow :ədors

6. Ensure that the Panel Status Menu is as shown in Figure 6.

Return	Trigger Level	hae abeolute	meaning with DC-Co	λτυο δύττανο
Set Ch S Attenuator	Coupling Source Mode	NOBAYT + CHYN I DC	Interleaved Sompling # Segmente For SEGNCE	7 7 0 7 7 0 31
TodounaddA	Гелет	ATP 00*	vib\ednioq	500
T 40 785	Dejax	en9 %0.	Jud/emilT	an Ot
	ब्रञ्जाश्रा		vib\emiT	sd S
# Segments	Coupling	DC 20 0	VC 1 WO	
	Jes J J O	٧ ٥٥.	Vm 0.S	
	Total V/div	V 33.1	Vm 0.03	
	Fixed V/div	A I /	∧ [™] OS	
	VERTICAL	t nodo	Chan 2	
	NOILISINOOY	PARAMETERS		

PANEL STATUS DISPLAY

Figure 6

- Y. Press the following sequence of buttons
- Return, Menu Off

PLOTTING

- 8. Input the WWV signal to Channel 1.
- 9. Adjust the VERTICAL gain (Volt/div and VAR settings) to get a 6 division peak-to-peak signal.
- 10. Select the TRIGGER mode: SINGLE (HOLD).
- 11. Press DUAL GRID. A dual grid is displayed on the screen.
- 12. Press the following sequence of buttons:


Less EXPAND A

Press Display Control RESET REDEFINE Channel 1 is now the source trace).

13. Adjust the TIME MAGNIFIER to 0.1 usec/div;

14. Turn the DISPLAY CONTROL Horizontal POSITION knob to select the 3rd period on the trace.

15. Using the Vertical POSITION knob put the expanded track on the second grid as shown in Figure 7.



MMA SIGNAL; FIRST EXPANSION

Figure 7

16. Press the following sequence of buttons:


EXPAND B.

MEDEFINE Channel I (channel I is now the source trace).

17. Adjust the TIME MAGNIFIER to 0.1 usec/div;

18. Turn the DISPLAY CONTROL Horizontal POSITION knob to select the

19. Using the vertical and horizontal POSITION knobs, overlay the two expanded traces on the lower grid as shown in Figure 8.




WWV SIGNAL; SECOND EXPANSION

Measurement of the time difference (frequency)

20. Press the TIME cursor button.

21. Place the REFERENCE cursor on the 3rd period (control the cursor position on the upper grid).




MAN SIGNAL: POSITION OF THE CURSORS

Figure 9

23. Press the following sequence of buttons:

Main Menu Special Modes Mod. Common Expand (selects COMMON EXPANDED ON) Return Menu Off

24. Turn the TIME MAGNIFIER (DISPLAY CONTROL) to select the maximum expansion. Adjust the two cursors with the DIFFERENCE Cursor knob as shown in Figure 10.



MMA SIGNAL; MAXIMUM EXPANSION

Figure 10

25. The DIFFERENCE time reading must be in the interval 9.9996 usec to 10.0004 usec.

Reading accuracy ± 400 psec (± 1 dot) on time reading.

In this section some attempt is made to suggest possible problems which be the cause of observed symptoms in a defective 9400.

2.2.1 No Image on Screen

IF the fan is still AND rear panel LEDs are off

THEN check main power fuse on back panel, power plug, etc.,

ELSE IF the fan runs AND rear panel LEDs are off

THEN check low voltage supplies and their connections check for ripple > 500 mV on any one of the low voltage DC power

ELSE IF rear LEDs are on AND front-panel LEDs are off

THEN check power supplies to, and operation of, 9400-1 main board

ELSE IF front-panel LEDs are on

CHEN check heater glow at rear of CRT check 9400-7 correctly fitted at CRT base check all cables 9400-2 and 9400-7 (4)

check fuses 9400-2

check that the thermo-switch is open on 9400-2

check RESET line high

check signals on 9400-2

check signals on 9400-2

check EHT generator on 9400-2

check EHT generator on 9400-2

check EHT generator on 9400-2

check IN 2000-1

check sync signal from back panel

at J17 pin 13 9400-1

clear check sync signal from back panel

The state of the s

The fault is probably on the 94.00-2 (1.2) or 94.00-1 (1.1.16), but may be caused by no response from a peripheral of the 68000 - note that all boards are peripherals - which can be checked by looking at the re-boot circuit <1.1.2.1>.

adjust Y offset check Y circuits $(2.4.2.2)$ adjust centralizers $(2.4.7.4)$	ТНЕИ 0 <i>В</i> 0 <i>В</i>
IF the entire image is shifted vertically	EFZE
adjust X offset check X circuits (2.4.2.2) adjust centralizers (2.4.7.4)	О <i>К</i> О <i>К</i> О <i>К</i>
IF the entire image is shifted sideways	EFZE
check Y deflection processing (1.2.6-8)	LHEN
IF the entire image is distorted in Y	EFZE
check X deflection processing (1.2.6-8)	THEN
IF the entire image is distorted in X	EFZE
adjust Y amplifier gain (2.4.2.3) check signal into Y amp	OK THEN
IF entire image has the wrong height	EFZE
adjust X amplifier gain (2.4.2.3) check signal into X amp	OK THEN
IF entire image has the wrong width	EFZE
check function of $9400-7$ check HT supplies from $9400-2$ (1.2.11)	LHEN
IF the display is badly out of focus or just a patch of light	EFZE
adjust brightness on $9400-7$ (2.4.7) check function of $9400-7$ (1.2.11) check HT supplies from $9400-2$ (1.2.4) check luminance signal from $9400-2$ (1.2.4) check potentiometers (1.5.2) check potentiometers (1.5.2)	ТНЕИ ОК
IF display dim but otherwise normal	EFZE
adjust focus control on $9400-7$ (2.4.7) check function of $9400-7$ (1.7) (1.2.11) check HT supplies from $9400-2$	ОК ТНЕИ
the display is slightly out of focus, but otherwise normal	IE

ELSE IF the lines do not join up correctly

(8.1) algngia toerrec ee (1.4)	сћеск 9400-8 саггі сћеск 9400-4 funct
rrectly inserted (5.0.3)	THEN check 9400-8 is co
fanned teither channel	ELSE IF no waveforms on
(1.1)	check 9400-1
(4.1)	среск 6400-4 2INC
signais CK, CKK, (1.4)	check it has good
	THEN check 9400-8 is pr
poth channels	ELSE IF bad waveforms on
(1.3) (2) (1.3)	ТНЕИ среск 9400-3 Срапп
annel 1 (2) distorted	ELSE IF waveforms on Ch
ignal path from Channel 1 (2) input	THEN check the entire s
Channel 1 (2)	EFRE IE no waveforms on
(1.12.4.1) seboib moiloeto	Hi-Z voltmeter AMD check the input pr
fset at socket with	is right off scree THEN check the input of
	THEN IF double arrows sh
are good but the waveforms bad	ELSE IF the grids/menus
(4.5.4)	OR check circuits
(2.2.4.2) slo	THEN adjust vector contr

2.2.3.1 Potentiometer Problem

only one is faulty IE

IF accessible from rear LHEN

probe with scope/meter for levels at ends and slider LHEN

EFZE remove front panel and test

9400-5 (1.5.2) for level change with rotation potentiometer seems good, probe multiplexer output C pin 8 on ΙĿ

no signal change DG508 or test its control signals (1.5.2) T E.

(several or all do not work) ETZE

response to rotation connector pin 9 on 9400-1 (ANO) eee of <[.1.2> (E.12.1.1) probe multiplexer output, C pin 8 on 9400-5 (1.5.2) or front-

check DG508 control signals

check signals on 9400-5 cable <5.1.1> (1.1.21.3) FA1-3, etc. DG508 signal absent or wrong remove bottom cover (5.0.1) and IL

necessary investigate front-panel control circuit (1.1.21) IE

2.2.3.2 Switch Control

only one is switch bad ΙĿ

investigate signals (1.5.3) (1.1.21.4) 0K check switch with meter LHEN

EFRE (several or all do not work)

all the switches execute the wrong function IL

9400-5 at both ends check that the cable is correctly inserted between 9400-1 and LHEN

bottom cover (5.0.1) and probe 9400-5 connector $\langle 5.1.1 \rangle$ (1.1.21) check power on 9400-5 investigate signals (1.5.3) or remove

probe front-panel controller (1.1.21)

Fault Finding on Individual Boards

This section includes suggestions for locating faults on individual boards of the 9400, in a somewhat anecdotal manner, as a comprehensive list could not be made.

2.3.2 Display Board

5.2

2.3.2.1 No Image on Screen

IF there is no image on the screen

THEN check the thermo-switch, which is the round component at the center of the MOSFET heat sink; it should be open circuit in a working DSO. <1.2.5.1>

IF it is closed

THEN there is over heating; check the amplifiers <1.2.8.1>

ELSE (it is open) check one pin is at -15 V and the other is between -1 V and +1 V.

IF (lower than -1 V OR higher than +1 V)

THEN check the RESET line (1.2.5), which should be TTL high. <1.2.5.1>

IE the RESET line is TTL low

THEN check the source (9400-1117/2)(1.1.3).

EFZE

IF -1 V > thermo-switch > -5 V

THEN check Q67 and 1N748 zener <1.2.5.1>

EFZE

IF -5 V > thermo-switch > -15 V

THEN check 052 and 041 <1.2.5.1>

EFZE

IF +15 V > thermo-switch > +1 V

THEN check (51 and 042 <1.2.5.1)

2.3.7.1 IF No Image is Present

THEN check voltages on 9400-7:

If 60 V -> 20 V AND 600 V -> about 10 V

THEN connecting SC to ground will overcome the protection system to aid investigation

AVENING

IF there is a point of light at the center of the screen you must power down OR remove the ZC override. If you want to continue, power down and disconnect the EHT cable, placing in a dummy load or safe insulating receptacle.

2.3.9.1 Power Supply Noise Problem

Some power supplies produce noise on the supply rail which can produce disturbance to the display of the 9400. The diagrams below show the maximum acceptable noise — any unit giving more than this should be replaced. The diagrams show what would be seen using a 9400 with a probe.

Appearance. The noise looks like this:

A


6.5.2

Я

Ε

|<- 10 or 20 msec->|


Maximum low frequency ripple must be less than 30 mV p-p




Maximum high frequency ripple must be less than 30 mV p-p



D Total ripple must be less than 50~mV p-p



There must be no oscillations:



A similar problem is that some power supplies give sudden short changes in level. If this results in visible screen problems, reject the power supply. Any power supply which gives jumps of more than 50 mV should be rejected. The second, smooth variation is acceptable, because it causes no apparent trouble.



2.4.0 Introduction


This section describes all the adjustments which can be made in the field without the special LeCroy test gear which is only available at 9400 repair centers. Note that any adjustment which is omitted from this manual must not be touched, as maladjustment of certain presets can seriously degrade performance though this may not at first be apparent. Handling of boards should be done in such a way as to minimize the risk of moving a preset.

Some procedures require that the internal test software of the 9400~be set up; this is described in detail in paragraph 3.1.

The present adjustment procedures are contained in the computer assisted adjustment section of the 9400 calibration software package CALSOFT (CSO1, CSO2). It guides the service engineer through all the procedures and sets the 9400 up automatically as required for each individual adjustment. The present procedures are in compliance with the calibration limits applied in CALSOFT.

2.4.1.1 Introduction

The 9400-1 main board carries the front-end amplifiers, attenuators and trigger controls. There are numerous presets which can be adjusted in the field, for example after replacement of a HVV 200.



Presets on the 9400-1 front-ends Figure 2.4.1.1

Check the supply voltages \pm 15.01, \pm 0.02 V, and \pm 5.17 \pm 0.01 V nominal on the 9400-9A board.

The ELBA supplies can be adjusted through the DSO rear panel.

2.4.1.3 Probe Calibrator

DSO probe calibrator set to 1 V.

Adjust potentiometer PO(FI) to I V at the probe calibrator output (within 0.5%) using a 4-digit voltmeter, and hit N to check again.

Probe calibrator set to 2 V. Check with a 4-digit voltmeter.

If not OK (within 0.5%), double error (e.g. 2.005 --> 2.010) by adjusting potentiometer Pl(Fl), and go back to check 1 V again.

2.4.1.4 Gain Curves and Offset

Gain curves

Put the DSO into the internal test menu with TRIG SOURCE LINE, MODE NORM.

Start the DSO internal test 'gain curves', BWL ON, 5 mV/div CH 1 and 2.

Check that the gain curves are at least 1/4 division above the gain = 1 line (left edge) on the left flat-top and that the curves decrease to at least 1/4 division below the gain = .4 line (center).

Check that the gain curve is smooth without steps or kinks.

If not OK, HVV200 of corresponding channel is probably bad!

Replace the 9400-1 board.

Repeat the test for BWL OFF and 10, 20 and 50 mV/div gain.

Put the DSO into the internal test menu with TRIG SOURCE LINE, MODE Start the DSO internal test 'Offset vs Gain', BWL ON, 5 mV/div CH 1 snd 2.

Check that the curves are rather horizontal (difference beginning-end of slope < 1 div) and that deviations from the center line stay within 1.5 divisions. If not 0K, adjust potentiometers P3(D7)/P2(B7) to make the curves as flat as possible with deviations for BWL ON/OFF symmetric around the center line.

Repeat the test for 10, 20 and 50 mV/div gain.

2.4.1.5 Check Input Impedance

Channel 1 and 2

Check the input impedance for CH 1 and 2. The 1 MM DC and 50 M inputs for all gains should be 1 MM, and 51 M within 1%.

Trigger

Set the DSO to EXT TRIG SOURCE, COUPLING DC. Check TRIG input impedance 1 MΩ (± 5%).

Set the DSO to TRIG SOURCE EXT/10, COUPLING DC. Check TRIG input impedance 1 MΩ (\pm 5%).

2.4.1.6 Overload Protection

Set the DSO to CH l and 2 50 Ω . Check that overload protection is activated within 15 to 25 seconds after applying > 7 V.

If not OK, adjust potentiometer slightly P4, P5 (G8).

Wait for at least 10 minutes between tests in order to allow settling to ambient temperature!

Check Couplings

Set the DSO to TRIG SOURCE EXT, COUPLING DC. Apply a 10 kHz square wave signal 4 V p-p to EXT. Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13). You should see the same square wave.

Set the DSO to TRIG SOURCE EXT, COUPLING HFRej. Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13). You should see slower fall/risetimes (integration).

Set the DSO to TRIG SOURCE EXT, COUPLING LFRej. Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13). You should see spikes at the signal edges (differentiation).

Set the DSO to TRIG SOURCE EXT, COUPLING AC. Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13). You should see spikes at the signal edges (differentiation).

revel DC

Check the \pm 12 V regulators on 9400-1 (F10/11); they have to be matched within 50 mV for correct trigger level calibration.

Set the DSO to CH 1, 1 MQ DC, 500 mV/div, TRIG: COUPLING DC, SLOPE POS, LEVEL O div.

Apply a 100 Hz sine waveform 4 V p-p to CH 1.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

If not 0K, slightly adjust potentiometer P6(C/Dl2) and enforce division.

AUTO-CALIBRATION and check again.

Apply a 100 Hz sine signal 4 V p-p to CH 1. **PEARL** O div. Set the DSO to CH 1, 1 Mg DC, 500 mV/div, TRIG: COUPLING DC, SLOPE NEG,

Check that crossing at trigger point is at O divisions within 1 minor

.noisivib

MEC' FEAEL O GIA: Set the DSO to CH 1, 1 MQ DC, 500 mV/div, TRIG: COUPLING HFRej, SLOPE

Check that crossing at trigger point is at 0 divisions within 1 minor Apply a 100 Hz sine signal 4 V p-p to CH 1.

.noisivib

Set the DSO set to CH 1, 1 Mg DC 500 mV/div, TRIG: COUPLING HFRej,

Apply a 100 Hz sine signal 4 V p-p to CH 1. SPOPE POS, LEVEL O div.

Check that crossing at trigger point is at O divisions within 1 minor

.noisivib

LEVEL 0, COUPLING DC. Set the DSO to CH2 DC 1 Mg, 500 mV/DIV, TRIG: SOURCE CH2, SLOPE POS,

Check that crossing at trigger point is at O divisions within 1 minor Apply a 100 Hz sine signal 4 V p-p to CH 2.

.noisivib

PEAEL +3 div, COUPLING DC. Set the DSO to CH2 DC 1 Mg, 500 mV/div, TRIG: SOURCE CH2, SLOPE POS,

Apply a 100 Hz sine signal 4 V p-p to CH 2.

Check that crossing at trigger point is at +3 divisions within 1 minor

·uoisivip

PEVEL -3 div, coupling DC. Set the DSO to CH2 DC 1 Mg, 500 mV/div, TRIG: SOURCE CH2, SLOPE POS,

Apply a 100 Hz sine signal 4 V p-p to CH 2.

.noisivib Check that crossing at trigger point is at -3 divisions within 1 minor

PEAEL O, COUPLING DC. Set the DSO to CH2 DC 1 Mg, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS,

Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT.

Check that crossing at trigger point is at O divisions within 1 minor

·uoisivip

TEAET 0' CONFING DC: SOURCE EXT/10, SLOPE POS, Set the DSO to CH2 DC 1 Mg, 1 V/div, TRIG:

.suoisivib Check that crossing at trigger point is at O divisions within 3 minor Apply a 100 Hz sine signal 8 V p-p to CH 2 over EXT.

02 to -5 or +5 V (depending on sign of deviation) on solder side; check If not OK, adjust by adding resistor 1/8 W 6.8K to 30K between base of

Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT. TEAET O' CONFLING DC: 26f fpe D20 fo CHS DC J MG, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS,

.noisivib Check that crossing at trigger point is at O divisions within 1 minor

Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT. PEVEL +1.5 V, COUPLING DC. Set the DSO to CH2 DC 1 Mg, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS,

.notstvib Check that crossing at trigger point is at +1.5 volt within 1 minor

Check that crossing at trigger point is at -1.5 volt within 1 minor Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT. LEVEL -1.5 V, COUPLING DC. Set the DSO to CH2 DC 1 Mg, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS,

Bandwidth AC

Adjust C32 for no under-/overshoot. cover plate (the channel you are looking at should be adjusted first!) Use the adjusted probe and connect to the base of Ob below the input attenuator, 50 Q feed through, to EXT. Apply a 10 kHz square wave, about 20 V amplitude through 50 Ω 20 dB Set the DSO to EXT DC.

C31: long time scale, Adjust C31/33 for no under-/overshoot, cover plate. Use the adjusted probe and connect to the base of CD below the input Apply a 10 kHz square wave, 0 dB, 50 \$ feed through, to EXT. Set the DSO to EXT/10 DC.

If you had to adjust C31 or C33, go to previous adjustment C32. C33: short time scale.

Apply a 1 MHz sine signal 4 V p-p to CHI. LEVEL 0, COUPLING AC. Set the DSO to CH1 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH1, SLOPE POS,

Check that crossing at trigger point is at 0 divisions within 1 minor

.noisivib

FEAEL O, COUPLING AC. Set the DSO to CH1 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH1, SLOPE NEG,

Check that crossing at trigger point is at 0 divisions within 1 minor Apply a 1 MHz sine signal 4 V p-p to CHI.

·uotstvib

PEAEL 0, COUPLING LFRej. Set the DSO to CH1 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH1, SLOPE NEG,

Check that crossing at trigger point is at 0 divisions within 1 minor Apply a 1 MHz sine signal 4 V p-p to CH1.

·uotstvib

Apply a 1 MHz sine signal 4 V p-p to CH1. **PEART O' CONFLING LFRej.** Set the DSO to CH1 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH1, SLOPE POS,

Check that crossing at trigger point is at 0 divisions within 1 minor

·uotstvib

PEAEL O, COUPLING AC. Set the DSO to CH2 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH2, SLOPE POS,

Check that crossing at trigger point is at 0 divisions within 1 minor Apply a 1 MHz sine signal 4 V p-p to CH2.

·uotstatp

TEAEF +3 qiA' CONFING VC' Set the DSO to CH2 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH2, SLOPE POS,

Check that crossing at trigger point is at 3 divisions within 1 minor Apply a 1 MHz sine signal 4 V p-p to CH2.

·uotstatp

PEAEL -3 div, COUPLING AC. Set the DSO to CH2 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH2, SLOPE POS,

Check that crossing at trigger point is at -3 divisions within I minor Apply a 1 MHz sine signal 4 V p-p to CH2.

·uotstatp

Set the DSO to CH2 AC 1 M2, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS, LEVEL +1.5 V, COUPLING AC. Apply a 1 MHz sine signal 4 V p-p to CH2 through EXT. Check that crossing at trigger point is at +1.5 V within 1 minor division. If not 0K, adjust level with C32 (if CH2 is not adjusted, go to CH2 50 Ω DC for the following checks, but make sure that the generator

10 si jesilo

Set the DSO to CH2 AC 1 MΩ, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS, LEVEL -1.5 V, COUPLING AC.

Apply a 1 MHz sine signal 4 V p-p to CH2 through EXT.

Check that crossing at trigger point is at -1.5 V within 1 minor division.

Set the DSO to CH2 AC 1 M2, 1 V/div, TRIG: SOURCE EXT/10, SLOPE POS, Check that crossing at trigger point is at 0 divisions within 3 minor Check that crossing at trigger point is at 0 divisions within 3 minor divisions.

Set the DSO to CH2 AC 1 Mg, 1 V/div, TRIG: SOURCE EXT/10, SLOPE POS, LEVEL +3 V, COUPLING AC.

Apply a 1 MHz sine signal 8 V p-p to CH2 through EXT.


Check that crossing at trigger point is at +3 V within 3 minor divisions.

If not OK, adjust level with C31/33 (if CH2 is not adjusted, go to CH2 and one of the count of the count

Set the DSO to CH2 AC 1 Mg, 1 V/div, TRIG: SOURCE EXT/10, SLOPE POS, LEVEL -3 V, COUPLING AC.
Check that crossing at trigger point is at -3 V within 3 minor divisions.

Channel 1

In the following adjustments the 4958 switch box is often used. It conveniently combines an adjusted /10 probe with attenuators. In the absence of a 4958, regular attenuators and a probe (like our Coline ML2) which has been correctly compensated on an adjusted 9400 can be used. In the absence of a probe, an alternative test probe set up as shown in Figure 2.4.1.8 and properly adjusted on a good DSO, can be used.



Alternative Test Probe

Figure 2.4.1.8

Set the DSO to CH1, 1 V/div, 50 Q, TRIG: SOURCE EXT, COUPLING DC, LEVEL O.
Feed a l kHz square wave via switch box 4958 through EXT to CH l.
Set BSD211/214 switch appropriately:
HVV200 no. XX XX 00 or 01 or 02 or 03: newer HVV with BSD214

transistor, HVV200 no. XX XX /=00: A dB OFF, 20 dB OFF, 50 Q OFF, Comp OFF.

Adjust signal amplitude to 6 divisions on screen.

Verify for the following settings that you always see the signal at 6 divisions:

vib	9	NO	х	OFF	0k		Vπ	200	T MG'
vib	9	МО	X	OFF	NO		Vm	50	J WG'
are the case that the deal and man up, up					***************************************				
vib	9	440	NO	OFF	OEE		Λ	Ţ	ז אסי
vib	9	OFF	NO-	440	NO		Λ.	T.0	'SW T
vib	9	OEE	NO	NO -	NO		Vm	OI	'ow t
							····		**** *** *** ** ** ** ** ** ** ** ** **
vib	9	OEE	OFF	NO	NO	1	Λш	OT	'ซ os
vib	9	OEE	OEE	0FF	NO	j	Λ	1.0	'ত ০১
vib	9	OFF	OFF	OFF	OFF	j	Λ	I	'ق OS
gaibse	ЭЯ	qmoD	Ծ 0⊊	20 dB	SO dB				CH J

Set the DSO to CH1 1 MG DC, 10 mV/div, TRIG: SOURCE CH1, COUPLING DC, LEVEL 0. Apply a 10 kHz 6 V p-p square wave through 40 dB, 50 G feed through.

Reduce attenuation to 20 dB. Reduce attenuation to 20 dB.

Reduce attendation to 20 db.
Adjust Cl2 for no under/over-shoot.

TEART 0. 26¢ tye dso to chi i ma dc, i v/div, trig: source chi, coupling dc,

Reduce attenuation to 0 ${\tt dB.}$

Adjust Cl4/Cl3 for no under/over-shoot:

Cl4 long time-scale, Cl3 short time-scale.

If you had to REadjust Cl4/Cl3, go back to adjustment Cl2.

ON. Apply a 1 kHz 6 V p-p square wave through switch box 4958 20 dB, Comp Apply a 1 kHz 6 V p-p square wave through switch box 4958 20 dB, Comp

Adjust Cll for optimum risetime.

Set the DSO to CH1 200 mV/div, 1 MQ DC, TRIG: SOURCE CH1, COUPLING DC, Reduce attenuation to 0 dB. Adjust Cl5 for optimum risetime.

Set the DSO to CH1 50 Q DC, TRIG: SOURCE CH1, COUPLING DC. Apply a 200 MHz sine signal with amplitude. Adjust Cl6 for maximum amplitude. Adjust Cl6 for maximum amplitude. (Watch out for HVV oscillations at about 800 MHz!)


If you had to REadjust Cl6, go back to adjustment Cl7

Channel 2


Repeat the above adjustment for channel 2. Add 10 to all capacitor labels, for example Cll becomes C21.

2.4.2.1 Introduction

The 9400-2 board carries a number of adjustments for the CRT image, many of which are field adjustable using procedures given below. The 9400-7 board carries much of the phosphor protection circuitry, and also the intensity and focus presets, which may be adjusted if there are no other contributory problems.



9400-2 Preset Controls Figure 2.4.2.1



Intensity and Focus Controls Figure 2.4.2.2

The 9400 should be set up to display a fairly complex image, and the two intensity controls on the front panel should be turned up; the EHT generator will then experience a substantial load. The EHT adjustment should be set to give an EHT potential of 11 kV. The 60 V and 600 V lines on the 9400-7 should also be checked.

Vector Joining

Adjust vectors with the help of the pair of vector potentiometers on the 9400-2 board right upper corner, above the connector. Check that there are neither gaps nor overlaps in the letters T and S.

Centralizing Adjustment

If the X and Y amplifiers are correctly adjusted, and the image is poorly centered on the screen, it may be desirable to adjust the two magnetic rings on the yoke. This should not be done unless all other sources of image offset have been eliminated, and the amplifier offsets on the 9400-2 have been found to be correct.




Figure 2.4.2.3

Image Position Adjustment

The offset controls may, in principle, be adjusted to obtain a centered image, provided that there are no other problems, see Centralizing Adjustment. Before making adjustments make sure that offsets at TP15 and TP21 are less than 10 mV for parts of the waveform after PCDIS and before SYDIS (1.1.16) (1.2.2), and other flat parts of the waveform between sections of vector drawing.

Intensity

Turn the DSO grid intensity off and the intensity to maximum. Adjust the intensity potentiometer on the CRT board such that the center spot is just invisible. If the intensity cannot be suitably controlled, then 9400-2 (1.2.4) If the intensity cannot be suitably controlled, then 9400-5 (1.5.2) must be checked. This is the maximum allowed setting of the 9400-7 intensity control. It can be reduced if desired. Note that the 9400-7 intensity control. It the 9400 is much more susceptible to damage by high beam currents than the usual blue/green phosphors.

Focus

Turn the grid intensity to maximum. Adjust the focus control on the CRT board to optimize the image, taking into account all parts of the screen. If an expanded trace is selected, the selection box should be clearly separable from the menu separators. If an adequate focus cannot be obtained, then the 9400-7 (1.7) or its power supplies on the 9400-2 (1.2.9) must be checked.

PRIS SERIT

Press the internal test button 'Calibration Constants' with border lines displayed.

Adjust the image size with the help of potentiometers GY/GX gain controls to the left of the two large yellow capacitors.

Yoke Rotation

Ensure that DSO power is OFF. Rotate the image upright by turning the mechanical yoke position. For this loosen the screw on the yoke ring holder.

2.4.3 9400-3 ADC Board

2.4.3.1 Introduction

There are numerous preset controls on the 9400-3 ADC boards, which are set during manufacture. Only two of these are field-adjustable without the support of special LeCroy test gear. Every effort should be made to avoid disturbing these controls while handling the boards as they control the accuracy of waveform digitization. Note that the ADC boards may be interchanged for testing and fault finding, but they should always be replaced in their original position.

2.4.3.2 Gain Curves and Offsets

Gain curves

Put the DSO into the internal test menu with TRIG: source LINE, MODE NORM.

Start the DSO internal test 'Gain Curves', BWL ON, 5 mV/div CH I and 2. Check that gain curves are at least 1/4 division above the gain = 1 line (left edge) on the left flat-top and that curves decrease to at least 1/4 division below the gain = 0.4 line (center).

Check that the gain curve is smooth without steps or kinks.

If not OK, the HVV2OO of corresponding channel is probably bad!

Replace the 9400-1 board.

Repeat test for BWL OFF and 10, 20 and 50 mV/div gain.

Put the DSO into the internal test menu with TRIG: SOURCE LINE, MODE Start the DSO internal test Offset vs Gain, BWL ON, 5 mV/div CH 1 and 2.

Check that the curves are rather horizontal (difference beginning-end divisions.

If not OK, adjust potentiometers P3(D7)/P2(B7) to make the curves as divisions.

If not OK, adjust potentiometers for BWL ON/OFF symmetric around the center line.

Repeat the test for 10, 20 and 50 mV/div gain.

2.4.3.3 Precision Adjustment for 1% Scopes

Adjust the DAC 800 (on the main 9400-1 board) offset to zero. Measure voltage (mV) CAL1/CAL2 after LM324 (G6), in field G7 on one of the points where the two diodes are connected. If larger than 1 mV, adjust potentiometer ZR (P8(120) solder side) next to DAC 800, just behind -15 V power supply. It is difficult to access and a long slim screwdriver is needed.

Adjust the CH 1 and 2 HSH2O2 offset to Zero. Set the DSO to CH 1,2 50 g DC OFFSET O, AUTO-CALIBRATE. Measure voltage at CH 1,2 ADC SMB socket. If larger than 3 mV, slightly adjust potentiometer P6 on the ADC board then enforce AUTO-CALIBRATION and check again (to do this, leave the ADC board in the DSO, put the GPIB board on the extender and reach in from the rear of the CRT!)

Put the DSO into the internal test menu with TRIG: SOURCE LINE, MODE Start the DSO internal test Offset vs Gain, BWL ON, 5 mV/div CH 1 and 2.

Check that the curves are rather horizontal (difference beginning-end of slope < 1 div) and deviations from the center line stay within 1.5 divisions.

I.5 divisions.

If not OK, adjust potentioneters P3(D7)/P2(B7) to make curves as flat as possible with deviations for BWL ON/OFF symmetric around the center line.

Repeat the test for 10, 20 and 50 mV/div gain.

Channel 1

Set the DSO to CH 1, 50 g DC, 200 mV/div, TRIG: SOURCE: CH 1, COUPLING DC, Level 0.

Make sure that the CH 1 front-end is properly adjusted!

Apply a square wave with a risetime faster than 1 nsec (for example Adjust the step amplitude to 5 divisions.

Make sure that the capacitor between pins 8-10 of HSH2O2 such that signal Adjust the capacitor between pins 8-10 of HSH2O2 such that signal overshoot is 1 minor division.

Channel 2

Set the DSO to CH 2, 50 g DC, 200 mV/div, TRIG: SOURCE: CH 2, COUPLING: DC, LEVEL 0.

Make sure that the CH 2 front-end is properly adjusted!

Apply a square wave with a risetime faster than 1 nsec (for example TEK PG502) through 20 dB attenuator.

Make sure the step amplitude to 5 divisions.

Make the attenuator at input to attenuate possible reflections.

Adjust the capacitor between pins 8-10 of HSH202 such that signal averance is 1 minor division.

The signal should settle within 40 nsec.

2.4.4 9400-4 TDC Board

2.4.4.1 Frequency

Check the frequency (100 or 50 MHz) on the $2^{\rm nd}$ or $3^{\rm rd}$ line (from front) of the clock bus board. If not OK, something basic is wrong with the TDC board.

Set the DSO to CH 1, 100 mV/div, 50 Q DC, TRIG: SOURCE CH1, COUPLING AC, LEVEL 0, DELAY 19.99 msec post-trigger.

Apply to CH1 a sine wave of 100 kHz from a precision (better than 1 ppm) generator.

Adjust the 100 MHz ADJ such that the signal crosses the center point.

Turn the power off/on several times and check that the frequency is furn the power off/on several times and check that the frequency is still 0K. (This is to check that not too much adjustment was applied still 0K. (This is to check that not too much adjustment was applied

which may leave the oscillator locked out of the characteristic

100 MHz. If this happens, replace the crystal.)

Set the DSO internal test 'TDC Calibration'.

Check (after a warm-up of at least 20 minutes) that there are two peaks of about the same width.

If not, adjust at TST DLY and check again.

If not, adjust at TST DLY and check again. It is very hard to reach this preset with a tool, but some help may be given using a probe adjustment screwdriver bent by 90 degrees. Also note that on ADC boards manufactured since Pebruary 1988 this varicap points upwards and is therefore easy to reach.

LGA YALEG T ZETT	
<u> </u>	

TDC Preset Control

Figure 2.4.4.1

2.4.5.1 LED Matching


All front-panel LEDs should be matched for color, in one of three grades (1.5.5). If urgent replacement of an LED is required, and the correct color match is not available, it is permissible to mismatch by one grade only in the case of a single LED, far from the others. For example, if one of a group fails, it can be replaced by one taken from a distant place on the panel, and the distant one can be replaced by the poorly matching one. Although the colors are fairly close, they look very bad when mixed.

This will only be necessary when a 9400 has been transported, involving a change of local voltage.

Note that there are two operations, which must BOTH be done.

1. Ease out the little cover over the voltage adjuster <1.9.2> and take out the rotor. Rotate until the new voltage faces forward. Replace the rotor and the cover.

2. Remove the top cover (5.0.1) and move the large brown 12 pin plug on the 9400-9A <5.0.3><2.4.9.1> to the 115 V or the 230 V position as appropriate. Check both settings carefully before powering up the DSO.




SELLING THE 115 V/220 V CONNECTION

Figure 2.4.6

J2O component	Ъ6	Offset DAC 800	. F8
	7đ	Trigger Level	9 d
C/DIS comp	,	- · · · · · · · · · · · · · · · · · · ·	Sq
G8 component	no name	44	
G8 component	ио изше	Overload Protection	$7\mathrm{d}$
D\ solder	ио изше		F3
By solder	ио изше	HVV200 Offset	P2
ŁJ zojąci	Ιď	##	ЬŢ
El solder	ЪО	Probe Calibrator	PO
•			
(Rev. F and up)			meter
Location on board	Name on Schematics	Used for	-oitantoA


For Earlier Revisions

fors	brobe connec	ретмееп	epis :	boueut	ьо сош	D	ιGΛ	6	dn
			apis :	so <mark>g</mark> ger	P2/P3	9.A	spo.	put	. A
			aprs .	sojqeı	To on	suoi	Sive	r re	ŢΥ
(SW Z.2) IA A	potentiomete:	nd place	tor s	resįs	LGWOAG	BC	suo	SŢ/	УөЯ



Top view of 9400-1 Main Board

Figure 2.4.7.1



Underside of the 9400-1 Main Board

Z.7.4.2 saugia

.) .

CHAPTER 3

TEST SOFTWARE FOR THE 9400

Test Software used with the 4928 Tester

Table of Contents

3.5

0.8 Introduction

Internal Test Software of the 9400 I.E

This chapter describes 9400 tests which require the use of LeCroy software. The 9400 software includes a small number of test routines which can be controlled from the front panel - these are described in (3.1). The other software system described here is a series of routines operating under CP/M on the LeCroy 3500. For these a 4928 tester board is also required. In (3.2) a brief outline of the system is given, together with a copy of each menu. Because the system is given, only a few of the operations are described in detail in this section.

9joN

The following sections apply only to versions V2.0 and higher. If your hand corner of the "Memory STATUS" display page), please ask your acorer of the "Memory STATUS" display page), please ask your corner of the "Memory STATUS" display page).

For further information on the comprehensive software package CALSOFT (order code CSO1, CSO2) for 9400 adjustment and calibration, refer to the CALSOFT operator's manual.

3.1 Internal Test Software of the 9400

3.1.2 Turn On

1. Check that the correct line voltage is set on the rear-panel power connector. 9400s which have ELBA power supplies (this can be recognized by the 4 adjustment potentiometers below the 4 green both externally on the power connector and internally on the power supply of the power connector and internally on the power supply board (by changing the position of the power-connector).

- 2. Check the following:
- a) that the display turns on after about 10 sec.
- b) that the display is stable (if traces are displayed, turn them all off).
- c) that the range of INTENSITY and GRID INTENSITY is reasonable.
- 3. Wait about 10 minutes for the 9400 to reach a stable temperature.

of the power supplies oscillate. supplies operate correctly. Low frequency noise may be observed if any This test verifies that the front-end components, ADC and power

1. Turn on the Channel 1 and 2 traces, turn the others off.

2. Set the 9400 so that a single grid is displayed on the screen.

3. Set the controls of the 9400 as follows:

- a) Input coupling: 1 MQ, DC (Channels 1 and 2)
- c) variable gain: 1 (Channels 1 and 2) b) Fixed gain: 5 mV/div (Channels 1 and 2)
- q) Trigger Slope: pos. or neg.

Delay: zero Mode: NORM Coupling: DC **ZOTICE: LINE**

среск: 4. Setting the time base to 10, 5, 2, 1, and 0.5 msec/div in turn,

less than l/5 vertical division. the displayed waveforms are constant bands with amplitudes a) that

b) that there is no discernible periodic structure.

trace at a time. in the displayed trace. This is best seen by displaying only one sjowly through the entire range and check that there is no change 5. Using the offset control, move the channel 1 and channel 2 traces

Solution to Problems

If there is a low frequency structure of the order of 1 kHz, check the

on the noise problem. Verify that the absence of the lower 9400 cover has no effect RF-shield towards the 9400-1 main board, creating shorts. right-hand front foot of the lower 9400 cover may push the In some of the older versions, the screw head which holds the a) Is the lower RF-shield of the front-end correctly installed?

b) Have any of the 4 supply voltages oscillations of more than 50 mV (peak-to-peak) amplitude in the frequency range of 50 Hz to 200 kHz (check for time-base settings 10 msec/div through 10 µsec/div). If this is the case, the power supply must be repaired. Note that power supply oscillations may occur particularly at high temperatures (use a heat gun to verify a repaire).

3.1.4 Preparation for Internal Tests

The 9400 is capable of executing a number of autonomous tests, the results of which are stored in reference memory C, and normally accessed through the (expanded) display controls. Whenever the test menu is entered (see Section 5), the entire memory C buffer is cleared and the 9400 is set up to display the expansion of memory C under trace "EXPAND A". When each individual test is performed, the 9400 automatically expands the display and centers it on the newly acquired histogram. You may nevertheless use the manual controls of "EXPAND A" to further modify the display, if so desired.

Note: When Return is pressed in the Test Modes menu the 9400 returns to the Main menu. During the internal tests the data in the memory locations of the 9400 are overwritten.

3.1.5 Entering the Internal Test Menu

- 1. Ensure that the 9400 is in the "root" menu, i.e. only "Main Menu" should appear on the left of the grid. Otherwise push the "Return" soft key until this is the case.
- 2. While keeping the lowest soft key (the one above SCREEN DUMP) pressed, push the top soft key "Main Menu". The "Test Modes" menu should appear.
- 3. To make sure that the 9400 triggers, set the trigger controls as follows:

Trigger source: LINE Trigger mode: NORM

This ensures that the front-end is recalibrated whenever the input conditions are modified during the following test procedures.

The 9400 calibrates the 10 psec time interpolator on the 100 MHz time base when the time base is modified. If this calibration fails (i.e. one of the peaks described below is missing), this may give rise to "jumps" in the display of INTERLEAVED waveforms at intervals of "JO nsec.


- 1. Push the fourth soft key "TDC-Cal, int. trig.". Within less than a second, the distribution displayed in the upper screen picture in Figure 3.1.6.1 should appear.
- 2. Check that the distribution contains 2 peaks, each at least 2 vertical divisions high.
- 3. Use the Position knob to center the left-hand peak on the display.
- 4. Turn the Time Magnifier knob clockwise to expand to 5 µsec/div.
- 5. Check that the width of the distribution is more than 1 horizontal division.

6. Repeat steps 3, 4 and 5 for the right-hand peak.

Solution to Problems

If either peak is missing or is too narrow, adjust the timing capacitor on the 9400-04 time-base card as follows:

- 1. Remove the top cover.
- 2. Locate the capacitor which is about 2 inches below the rear edge of the 9400-8 timing bus card.
- 3. Turn the capacitor 1/8 of a turn either way and check its effect by redoing the measurement, i.e. by pushing "TDC-Cal, int. trig."



INITIAL AND EXPANDED TDC TEST WAVEFORM

Figure 3.1.6.1


This test allows the user to check whether the dynamic range of the programmable input amplifiers is sufficient. If it is not, the 9400 cannot calibrate itself correctly, giving rise to jumps of the ground line when turning the bandwidth limit on and off.

- 1. Set the bandwidth limit OFF.
- 2. Set the Channels 1 and 2 VOLTS/DIV controls to 5 mV/div.
- 3. Push the soft key "Chan l and 2 Gain Curves". The gain curves should appear within 5 seconds.
- 4. Check that the 2 gain curves (shown in Figure 3.1.7.1):
- a) are at least 1/4 division above the gain = 1 line on the left flat-top.
- b) decrease to at least 1/4 division below the gain = 0.4 line.
- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:

- a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
- b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF. c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF

Solution to Problems

If the results of any of the tests (step 4) are not satisfactory, the HVV200 front-end hybrid of the corresponding channel must be changed.



GAIN CURVES
Figure 3.1.7.1

This test permits the user to verify that the 9400 reliably measures the gain of the front-end amplifiers. It may not do so if there is noise present which influences the gain measurement. In this case, the calibration of the front-end may not work.

Mote: this test is performed with the calibrated gain set to 1.00. The vertical scale is changed to 1 percent per division for easier observation. The absolute position of the measured gain is a measure of the precision of the gain calibration.

- 1. Set the Bandwidth Limit OFF.
- $\Sigma.$ Set the VOLTS/DIV control of channels 1 and Σ to 5 mV/div
- 3. Press the soft key "Gain vs. Time, l + 2". The new distributions should appear within 15 seconds.
- 4. Check the two curves (which should resemble those shown in Figure 3.1.8.1) as follows:

The deviation from the center (1.0 gain) line should be within the following limits.


%Z ∓ %S.I ±	%8.0 ±	ofher
5% DZO	IX D20	Gain

5. Repeat the test described above in steps 3 and 4 with the following settings of the $9400\colon$

- a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
 b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
- c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

Solution to Problems

If the width of the band is too large, check for low frequency noise, (see Section 3.1.3).



GAIN VS. TIME CURVES

Figure 3.1.8.1

front-end amplifier has been correctly adjusted. This test permits the user to check if the offset of the second


- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div.
- appear within 20 seconds. 3. Press the soft key "<0ffset> vs. Dac-gain". The new curves should
- 4. Check the two offset curves (as shown in Figure 3.1.9.1)
- vertical division. between the left edge and the right edge should be less than l a) the curves should be rather horizontal, i.e. the difference
- central divisions. b) the vertical position of the curve should lie in the 4 major

- settings of the 9400: 5. Repeat the test described above in steps 3 and 4 with the following
- b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF. .NO limit dandwidth limit ON. a) Ch. 1 and 2:
- c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

amounts above and below the center. horizontal curve are as symmetrical as possible, i.e. by equal to bandwidth limit ON and OFF, check that the deviations from a NOTE: Since the adjustment of the output offset of the HVV200 is common

Solution to Problems

.00ZVVH repetition of the calibration of the output offset of the corresponding amplifier (within the HVV200) must be readjusted. This requires a If an offset curve is not horizontal enough, the offset of the second



OFFSET VS. GAIN DAC

Figure 3.1.9.1

the offset-calibration of the front-end amplifiers. This test allows the user to check the DC integral non-linearity and

- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div.
- appear within about 10 seconds. 3. Press the soft key "Integral M-Linearity". The new curves should
- example where the results for channel 1 are not satisfactory.) 4. Check the integral non-linearity curves. (Figure 3.1.10.1 shows an

(.%1 = noisivib 1) .anil (%0) The curves must be within the tollowing deviation from the center


4 (Taghtmost)	ε	7	τ	(leftmost)	Curve nisə
%5.2	77	7%	7%	%5.2	nib\Vm δ
% Z	%7	%S•T	%7	%7	ofher

settings of the 9400: 5. Repeat the test described above in steps 3 and 4 with the tollowing

- b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF. .No limit dibiwbasd ; vib\Vm c a) Ch. l and 2:
- c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

Solution to Problems

respect to the other curves. vertical offset of the outermost curves (of the 5 sub-curves) with deviations outside this tolerance. This would show up as a systematic should be exchanged. However, a bad offset calibration may give rise to corresponding channel has an integral non-linearity of more than 1% and It any ot the curves is outside the limits, the HVV200 of the



INTEGRAL NON-LINEARITY CURVES

Figure 3.1.10.1

3.2.1 Introduction

The 4928 tester is a board with a connector at the top and bottom, in the standard DSO slot position, which enables it to be placed in communication with a 9400. It is used with software in the LeCroy 3500 to control each function of the DSO in turn, with the 68000 disabled. In addition, the 4928 has logic to process data at high-speed, to make the performance of the tests possible in a reasonable time (about 15 minutes for a complete set). This section of Chapter 3 includes a listing of all the menus available with this software.

3.2.2 Operation of the 4928 Tester

Note that the 4928 is normally placed above the 9401-2, but to use the 4928 with older 9400s containing the 9400-6 GPIB board, the 9400-6 is removed, the 4928 is put in the DMA slot, and the 9400-6 is placed on top of the 4928.

The 4928 can be put in any slot of the 3500, as the software will find it.

The software is "DSO" under CPM, i.e. it is called by -

OSQKY

The software is menu driven and interrupt driven, making it very easy to use. Help functions are available at all times.

A consistent pattern of control codes is used. The tests in any section are labeled Al, A2, A3... where A is a letter.

Press An for test n of group A
Press AH for belp for group A
Press A- for complete set of tests A - except
C- gives CO and Cl only,
because C2 is a short test

Press Z tor repeat of a test

Press J- for loop on Jl, non-interactive tests

The tests will not be described in great detail, because the screen listings are fairly clear, and the program is quite easy to use.

This test enables all the front-panel controls to be tested individually in any order. The program presents an image on the display of the LeCroy 3500 which represents the display of the 9400 <3.2.C.l>.

The 3500's display symbols allow simple, quick tests of the controls.


Push-buttons: push each button once. If it works, the symbol changes to an open rectangle. At the end of the sequence the unsatisfactory push-buttons can be tried again. If they still fail, a repair is needed.

Rotary switches: this test is the same as the push-button test.

Potentiometers: this test is slightly different. In order to test each potentiometer it is necessary to turn it all the way in each direction. The two vertical bars, Pl and P2, acquire little ticks which show where the ADC has measured the positions of the potentiometers. Two bars are needed for those controls which have no end stop, because these employ pairs of potentiometers joined in opposing orientation. When ticks have pairs of potentiometers joined in opposing orientation. When ticks have

LEDs test - CO: this test cycles through the LEDs at a speed determined by the operator.

Completion: when all the controls have been tested and found to be working, the program will flash all the LEDs in sequence.



DISPLAY ON 3500 FOR TEST C OF 9400 CONTROLS

Figure 3.2.C.1

3.2.P Tests of the CRI Image

These tests use section P of the "DSO" software.

3.3.P.1 Size, Position and Brightness

These basic attributes are tested with $\langle 3.3.1 \rangle$, which is generated by test P1 of the "DSO" program (3.2). The four short lines should just touch the edge of the bezel. Any fault can be corrected by reference to (2.4.2.3) for size, (2.4.2.2) and (2.4.7.4) for position, and (2.4.7.2) for brightness.

The line "C" should be subjectively about half as bright as "A" below it. The region "B" should show a gradation from dark-to-light, left-to-right.




Figure 3.3.1

These basic attributes are tested with <3.3.2>, which is generated by test P2 of the "D50" program (3.2). The characters should be neatly drawn, and all the little vectors which add to make the lenticular shapes should neither overlap nor show gaps. Adjustment is possible (2.4.2.5).




Figure 3.3.2

See $\langle 3.3.3 \rangle$ for the images, which are generated by test P4 of the "DSO" program. The diagonals should be made of double bars no more than 5 mm apart. The triangles should be uniformly bright. If they are not, check the amplifier quiescent currents (2.4.2.6).





Figure 3.3.3

See <3.3.4> for the images, which are generated by test P3 of the "DSO" software. The "ticks" correspond to the places where errors are most likely, i.e. at large bit changes. Any dark bands on the wide bright stripes should be narrower than the tick. If not, the DAC may be at fault (1.2.3).



SISE, POSITION AND BRIGHTUESS

Figure 3.3.4

```
, = CPU RUN on/off
                                                 1 = 1ESI LOOP on/off
                            ; = RUN ERR on/off
                                                 : = STOP ERR on/off
                                                        <esc>= RESTART PROGR
                                                    isəl [[e: - = u
                           n = H : option help
                                           isal officeds : 6 \text{ of } 0 = 0
                                                         \lambda = DEBNGGEK
                                 I = 8 V ME LEST
                                                   M = WISCELL TABLES
                           X = SMIICHER SIVING
                                                         1501 Nd0 = UN
                           \Lambda = DEG POOK LARFER
                                                   Sn = STAT MAR TATE
                             Tn = TIMEBASE test
                                                        tsat SUB = nu
                               Ph = RS-232 test
                                                    test MAR QQA = dO
                              Pn = DISPLAY test
                            Nu = CALIE DAC test
                                                     Mn = MIMMAX test
                                                       Kn = TIMER test
                              Test Last
                                                    In = RT CLOCK test
                             THE ALL POSS TEST
                                                        isel algo = no
                                      H = HECL
                             EU = EBA DISK 1621
                                                        Fn = EPROM test
                                                   CD = FRONT PAN test
                             Dn = DYN RAM test
                            B = B001 \text{ CPU} \setminus BUN
                                                        An = ADC test
                                            Pif 'H' for HELP option
                                        ----- CKATE 0 --- SLOT 1 -----
           +++++ 3400 DEC MAIN TEST PROGRAM (overlayed program) +++++
==== bneinasitw2 svana6 A2 yon3aJ M3 8891 domam ii noishay bajabqu ====
```

TIX3 MARROGRAM EXIT

AUTARA932 ATAI =

ttolno AOARA INIA9 = /

នារាចាល់នេះ ប៉ុស្ស៊ី 🔅

Jest BENDASBA DOA = -A

\ = PRINTER on/off

----1581 DUV----

⟨cr⟩= CONTINUE

040 L008

Ξ.

HA &

```
HD 🤞
```

```
Eq = E2 if disk file not found
                                  ES = EEROM SAVE TO DISK
                                          E- = FULL TEST
                                   ES = EBROW BOLL VERIFY
                            E1 = CPU BUS ADDR partial test
                                       EO = PATTERN test
                                       ----EPROM test----
                                                   S EH
                                          n- = EOFF LEST
                            Dd = EALE feet (OOtt gud (100)
                  U3 = 0001 and fife shifted test (32 pass)
                 (seeq 4) test bettirke do bne 99,es.32 = SI
                    Di = ADDRESS test (address to address)
                                  Do = 0000 and fiff test
                                 ----DYNAMIC RAM test----
                                                   HO 2
                                     -NOW JET LON-
 D i IISBE HERB I HERB I CHANTI CHANZI LINE I EXI I E/10 I
    C : SEGN : ANTO : MORM : SINGL! AC : LFREJ! HFREJ! DC
B | REPDALLE, DOFDS | PCS | | PCS | | PCDS | DC205|
A ! REMOT! BOWHL! OVLDI! ACT ! GND1 ! DC1 ! GND1 ! DC501!
 i 8 i Zi 9 i Si bi E; Z; I; ox
          e i DC20 i DC20 i LKIE/D i EXIVIO i SINGFE i
 INTSPL
             į
                           i EXL
ו מאבערם ו
                  I NOKW
                                 e i end i end i de
 I BDMIHL
          i NEC
                  OTUA !
                         HEBET I LINE
                                           OO i
          i BEONCE i LOS
                           I FERES I CHS
                                          3 CMD CMD
          i KEADY i
                           i CHI
                                     J∀ i
                                          O∀ i
C I CHI I CHS I LE CEL I LE SCE I LE WODE I L SE I WISCEL I
            Al to DS => select LED on (with O cleen)
              <eb> => kefaku fo CACTES SEGGENCE (1-9)
  1-6 => sample CYCLE select or 7-0 => SPEED select
                                     -NGH G∃7- bas Zs
                                       9J∃H bremmoo <= H
                                           1581 IBT = 00
                                 ----FRONT PANEL test----
                           CS = 601 % SMILCHES PURL fest
                                          C- = ENT LESI
                            C1 = FOT & SWITCHES full test
                                           CO = [E[[ [58]
                                 ----FRONT PANEL test----
```

```
I- = FULL TEST
                                   IS = RTC read
                                   tes DIA = II
                           IO = BIC SCALERS test
                                ----FTC test----
                                            S IH
                                               خ
      →C = PROGRAM EXIT
                                   TUGBUR =<o+>
   HOTAMARIE ATAU =<as>
                                 ⟨cr⟩= CONTINUE
                           / = PRINTER on/off
1 = PRINT EKROR on/off
    , = CPU RUN on/off
                         1167 = 1EST = .
    t = RUN ERR on/off
                         : = SIOP ERR on/off
     ADORY TRATEBR =<>229>
                                (It)= LEST EXIT
  qiad noiigo : H = n
                            1531 [[e : - = u
                   rest officeds : 9 of 0 = n
         I = SAME IESI
                                 \lambda = DEBNGGEK
  X = SMITCHES SIATUS
                           M = WISCERF LABRES
                                 150) NdO = UN
  A = DSO ADDR TABLES
                            fest MAR TATE = RE
     In = TIMEBASE test
                                  isat SNS = un
       Bu = 88-535 fest
                             fast MAR GGA = nO
      for IDISPLAY test
                              Jast XAMNIM'= nM
    NU = CALIE DAC test
     test JaitJUM = nl
                               Kn = TIMER test
     THE NOTE LEST
                            In = RT CLOCK test
                                fast AIMO = no
              H = HELP
     Eu = EPY DISK test
                               En = EPROM test
     In = DYN RAM test
                           Cn = FRONT PAN test
                                 test DUA = nA
    B = BOOT CPU / RUN
                                 0- = FULL TEST
           (TA-DH-Mai asu) betramefout ton = 40
                           batnamaiqui for = 88
                62 = INTERR (both sources) test
              OI = SEE POLL & ADDR REG W/R test
                        00 = SMILCHES read feat
                         ----1291 TROM BIMD----
                                           H9 &
           #### notionul bainsmalqmi jon #### 7
```

```
...... = .FULL TEST.....
                    Test Misterono Has = AN
                          M3 = DAC/ADC test
                     MS = BROBE CAL AC test
              NI = PROBE CAL DC calibration
                       noiterdiles DAG = ON
                     ----tsal DAG allan----
                                        HN ¿
                                           خ
                                           ن
                             W- = FULL TEST
   M4 = RE-READ MIN/MAX (INDIR WORD format)
      M3 = WORD INDIR write addr access (4)
          MS = WORD DIRECT addr access (74)
     MI = BATES INDIR write addr access (4)
         WO = BAIES DIBECT addr access (34)
                       ----tset XAM\NIM----
                                       HW &
 L9 = UNSIGN LONG test (65536) take 43 min
  T8 = SIGNED FONG (554 (62236) (986 49 min
                             L- = FULL TEST
L7 = UNSIGN SPEC PATTERN test (direct addr)
L6 = SIGNED SPEC PATTERN test (direct addr)
               T2 = GMRIGM SONBEE feef (38)
  L4 = UNSIGN INDIR write access test (342)
       TS = DNEIGN DIRECT access test (342)
               C2 = SIGNED SOUARE test (36)
  Ti = SIGNED INDIR write access test (380)
       FO = SIGNED DIMECT access test (380)
                    ---- test REILGITUM----
                                       HT &
      K- = SHORT TEST (6 sec test for I/16)
               KO = FULL TEST (80 sec test)
                         ----Tael Rest----
                                       5 KH
                              -9-I-0-0
                     sisej MAAD 2-1046 = ∂b
       CBS4C151555354K3K400E411N1N5BB
 CBQ-E-K-D-S-O-W-F-N-B-N-B-0-S-D-X-I-N-
          ng = ni % is FULL DSO tests (CS)
                     CREMONINGBE
 CBG-E-K-D-8-C-W-F-B-N-C-K-B-∀-1-I-N-
 JA = JI & JS FULL SAMPLE MOTHER CARD test
       CESTO I LIST SPAR SPAR SPAR SE L'INTREE
        43 = ALL FULL 9400 INTERACT, tests
                     CERTOSETHONINSEE
      U2 = ALL 9400-1 INTERACT, tests ONLY
```

CBG-E-K-D-3-0-W-L-F-N-C-R-G-A-T-1-U-

UT - ALL NO INTERACT. tests

```
++4+ (14+++44) H(3) = DN
                     Taylodayoad = EM
                    NS = PROBE CAL AC test
              NI = PROBE CAL DC calibration
                      noiterdifes DAU = ON
                     ----ISEL DAC test----
                                       HN ¿
                             W- = FULL TEST
  M4 = RE-READ MINVMAX (INDIR WORD format)
     M3 = WORD INDIR write addr access (4)
          MS = MORD DIRECT addr access (74)
     WI = BATES INDIR write addr access (4)
         WO = BATES DIRECT addr access (34)
                       ----1291 XAM\NIM----
                                       HW &
 TS = DMSIGN FONG feet (62238) fake 43 min
 T8 = SIGNED FONG (651 (65538) (986 49 min
                             \Gamma - = EN\Gamma\Gamma LEST
L7 = UNSIGN SPEC PATTERN test (direct addr)
Te = SIGNED SPEC PATTERN test (direct addr)
               FR = UNSIGN SQUARE (36)
 L4 = UNSIGN INDIR write access test (342)
      FS = DNSIGN DIRECT access test (342)
               CS = SIGNED SONARE feet (39)
 Li = SIGNED INDIR write access test (380)
      FO = SIGNED DIRECT access test (380)
                   ----HULTIPLIER test----
                                      HT &
     K- = SHORI 1ESI (6 sec feet tor 1/16)
              KO = FULL TEST (80 sec test)
                        ----Isel ABMIT----
                                      S KH
                             -9-I-0-B
                    18 = 9401-2 CARD tests
       CB24C161656364K3K4C0E411NINSEE
 CBQ-E-K-D-S-0-W-F-E-M-C-R-G-A-T-I-U-
          12 = 11 & 13 HAFF DSO (6262 (CS)
                     CB24CSE4MONINSBB
 CBG-E-K-D-3-0-W-L-P-N-C-R-G-A-T-1-U-
 Jest GAAD ABHTE MOTHER CARD test
       CBS4C151555354K3K4C0E411N1NSBB
        US = ALL FULL 9400 INTERACT, tests
                     CBRHCSENONINSER
      US = ALL 9400-1 INTERACT. tests ONLY
 CBG-E-K-D-3-G-W-F-b-N-C-B-G-∀-1-1-∩-
               JI = ALL NO INTERACT. tests
```

(), A div good goto: issue pool not 9001 to = -b

```
ć
                                    2- = FULL TEST
                            St = NON-VOLATILE test
         (seeq SE) iset beilide elli bas 1000 = 88
        (seeq 4) isai bailida 30 bna 99,ee,dd = SS
            Si = ADDRESS test (address to address)
                           So = 0000 and fiff test
                           ----Isel MAR DITATE----
                                              HS &
                       K2 = KSS3S LOFF DOLFEX feet
                                    R- = FULL TEST
      RA = PORT-2 -> PORT-2/1 test (external conn)
      R3 = PORT-1 -> PORT-1/2 test (external conn)
        RZ = PORI-2 LOOP BACK test (internal conn)
        Ri = FORT-1 LOOP EACK test (internal conn)
                            RO = PORT-1/2 reg fest
                           ----1291 TAO9 SESSA----
                                               S RH
                                    0- = FULL TEST
               Q3 = DATA EUS test (38 in DAA mode)
            02 = ADDRESS BUS test (65 in DMA mode)
GI = SAMPLE CYCLES test (8 in DMA mode with 4928)
00 = HALT RESET INTER & STATIC BUS test (6 cycles)
                                  ----ISA1 SNB----
                                               H0 2
                                    P- = FULL TEST
                       P4 = DISPLAY LINAERITY test
                   PS = DISPLAY VECTORS SPEED test
                P2 = DISPLAY VECTORS LENGTH calibr
     b! = DISBLAY SCREEN SIZE and INTENSITY dalibr
                           PO = DISPLAY PAGES test
                              ----1581 AVIdSIO----
                                               Hd &
                                    0- = FULL TEST
                    04 = EXIC test (00ff and ff00)
         (ssed ZE) isal palitys all pue 1000 = 20
        (azeq 4) iset betitta be bas 80,66,00 = 20
```

(seauppe or seauppe) isat SSBMMA = 10

Se - Good sug ill fest

A COMPANY OF STREET STREET STREET

```
P202000-P202006 = 88H INBUT CNTR
             W h202800-h204ffe = 2nd DISPLAY PAGE
             M PS00000-PS0SVte = 1ref DISELAY PAGE
        M B+P400000+P800000 = 91x 800 MULT & MIN/MAX
      M B P380000-P3tttt = PDD RAM (on cast connect)
                    U&L h300000-h37ffff = ADC1 & ADC2
      (W) h280000-h2fffff = reserved (h2a8xxx = 4928)
                    M B PS00000-PS1111 = DANAMIC KAM
                          M PILOOOO-PILLLL = LIWER
w L hieocoo-hieifff = DISLAY PAGE (& SIART ACCES RAM)
              W L hidoooo-hidffff = NON VOLATILE RAM
           W B PICOCOO-PICEEEE # MINNWAX
                 n PIPO000-PIPLLL = E2-5350 I Ø 5
      W/L hisoboo-hisifff = FRONT PANEL & INPUT COUPL
                       PISCOCO-PISCOCO = TIMEDASE
                                                 M
         USL hisocoo-hisifff = GPIB, RTC (& FLPY DISK)
                       POSO000-PIJILL = reserved
                          M = POOOOOO-POXELE = EEROM
                                                    ٤
                                       0- = FULL TEST
                                        03 = B001 \text{ Cen}
                                US = AUTO-REBOOT test
                           NI = BOOT CHU AND RUN test
                NO = SAMPLE CPU CYCLES test (7 first)
                                   ----1581 NdO----
                                                .H∩ ¿
                              I- = IDC RESPONSE test
                                     ----}sa; Odl----
                                                HI ¿
                                                    ė,
```

iuf \ = 1E81EK (4928) 1 → \ \ iuck briority 8140 = 9 Ju! int 5 = TRIGGER 74 - 88 - 535 - 51-282-88 = 8 + 14IVFS = (EFBA DISK)NA9TR1 = 1 fri

S OH خ

```
0- = ENCT LEST
            04 = BAIE feet (0011 and (100)
(seeq SE) isst ballide shilt bas 1000 = E0
OZ = 55, 48, 99 and 66 shifted test (4 pass)
    Of = ADDRESS test (address to address)
                   1291 1111 bas 0000 = 00
              ----Isal MAM SIMANYU UUA----
```

```
LFREJ HFREJ DC 3 LTRG
                          SIMER AC
                                    3:15EQU AUTO NORM
                    Ou
                         OND
                                Ĵ∀
                                    S: [READY TRID][OVLD
ICOOJ CCHS
             RMD
                    Ođ
                         UND
                                I: BEW BOMH CONTO YO
ICOO TOHI
             CMD
B--LECONI EMACL LEDS AND FRONT END COMMANDS (Shift reg)
   PSO2000 = CMT CH(IVS) PSO2000 = BROBE CMT ->MDC ] PRO
            PSO2008 = IBIG HI FEA PSO2009 = IBIG FG FEA
               P502000 = 0EES CHS
                                     P30200# = 0EES CHI
                                     PSO2000 = CVIN CHI
               PSOSOOS = BAIN CHS
                               A--SAMPLES.HOLD RAM ADDR
```

7150

-SLPJ[CHAN1 CHAN2 LINE EXT

017

017

5:[TCH1/ TCH2/ TEXT/ TLIN/ TDC/ THFR/ TAC/

0*5/] CCHI

TLF/1 CTRG E/10] LTR6 **⊅***9 \8*9

BMCI BMCSJCEXI\1 +EDGE -EDGE ---] C180

1750 0*8/ 0*t/ 0*5/] CCH5

**** hif (cr) to continue ****

8: [HI/20 VC/DC \I

--- 3A3A41:9

418+] J48I 4

7;[HI/50 AC/DC /1

```
2K-2 2K-2 2K-4 2K-3 2K-5 2K-1 >
         PIGOOSE < SCIMB PAGE SIORE SK-8 SK-8 SK-8
    F-FCT E-FCT D-MEM C-MEM B-EXP A-EXP >
        SELCT REDEF CHANZ CHANI
                               P19003C < ---
    BDMH SERID CHWKR CHIME CHARL COLLRK >
                    h1a003a < spare --- --- 57ags > a800£14
        INSPL RESET
    TRSC- TRSC+ TRCP- TRCP+ TRMD- TRMD+ >
        P190034 = VOLT/DIV 2 P190032 = VOLT/DIV 1
                              PIPOOBO = LIWE/DIA
            PIGOO3S = LIME MAG
     PIGOOSE # PRCAL/DAC(1251)
                                    PIGOOSC # TEMP -
            PIGOOSE # TRIG LEV
                                    P140028 # 0VLD 1
              P190056 # 0ACD S
                               PISOO24 # P GRID INT
                               P190050 # 6 OEE8E1 1
         P190055 # b INTENSITY
        I NIAO AAV 9 # 9100614
                               hia001c # P OFFSET 2
        hiacota # P VAR GAIN 2
                                PISOOIS # P TRIG LEV
        PIGOO16 # P2 VERT GAIN
                                       11 # PI00FI4
                                       P190010 # 61
         PIGOOIS # P2 VERT POS
          P140000 # P2 HOR P05
                                       M18000c # P1
         PIGOOOG # P2 TR DELAY
                                       14 # 8000e14
         PIGOOOR # P2 REF CURS
                                       PI90004 # FI
        PIGOGOS # P2 DIFF CURS
                                       P190000 # EI
C--FRONT PANEL (POT&SW) and FRONT END READ (#=interr)
```

```
λŚ
                                                             表表
                                                             λŚ
                                                             15
                                                             表表
                                                             λŞ
                                                             表表
                                                             λŚ
                                                             ċλ
                                                             払
                                                             ۷λ
                                                             表表
                                                             法
                                                             72
                                                             选人
                                                             έλ
                                                            Žλ
                                                            表表
                                          ----D20 DEBNGGEK----
                                                           人之
                                                            私
          pub =NE CACLE (4dig hex) =0 LOOP <0 SPEC option
            hvv =DATA (4dig hex)
                                    haaa =ADDRESS (6dig hex)
                                  sufate DAJA=
                                                             χ
               =FORMAT BYTE / WORD / DMA hold
                                                          nd 7
                                 =FINES SIMIT=
                     URO ROTE Abbs \ BULAV TA=
                                                    BBBH YVH A
                             =TRACE CPU (list)
                                                             Ţ
                    =EXECUTE OFU SINGLE CYCLE
                                                             Ε
               =VERIFY (after P or I option)
                                                             ٨
                 (6084 01) --- (8) <- AS
                                       =INSEKI
                                                    vvd seed I
                 (OOP4 0) -- (F)<-E
                                                        P haaa
                                          IIId=
                   (ami; π) ++(E)<-∨
                                        M PARA HAN HAN EWRITE
                   (BWI] U) ^<-++(E)
                                        =BEAD
                                                   and seed A
                   (4) V->V (Verify)
                                                   ANH BEBH S
                                          ESEL
                              ^<-(₹) X∀JdSIU=
                                                        D haaa
                                                        g page
                                       Nd0 09=
                                (tasam) AABJO=
                                                             Э
                                     U90 T008=
                                                             9
                                                            祆
                                                            る人
doot iset on (.)
                    - Joula unu ou (1)
                                           HONYS GOTS OR (:)
Ile faing on (A)
                  (/) no print error
                                                Hed ugo (,)
                                                            έÅ
                                                            ŁÅ
                                            --839900330 DS0----
```

```
(POCO166) h32ds RsW Prom
                 (h00016a) hiffe RsW Prom
                 (PSOSOI4) POISO W W DRam
                 (h000176) h01e0 RsW Prom
                 (hoodies) haics RsW Prom
                 (h000166) h32d8 RsW Prom
                 mora Wasa offic (ablocod)
                 (P205012) P0000 W W DRam
                 (h000174) h0000 RsW Prom
                 mor9 WaA 85184 (8510004)
                 (P000199) P3S48 Baw Prom
                 (h00016a) hiffe RsW Prom
                 (h205010) h4ef9 W W DRam
                 (hoool72) h4ef9 RsW Prom
                 (h000168) h51e8 RsW Prom
                 (h000166) h32d8 RsW Prom
                 (P000164) h5380 RsW Prom
                 (P000162) 50004 RsW Prom
                 (P000160) P0000 RsW Prom
                 (h00015e) h203c RsW Prom
                 (h00015c) h5010 RsW Prom
                 (h00015a) h0020 RsW Prom
                 Montal May 57224. (5000158)
                 (P00012R) P0172 RsW Prom
                 (h000154) h00000 RsW Prom
                 (h000150) h4e71 RsW Prom
                 mora War Octon (2000001)
                 morf Wah 000004 (#000004)
                 (P00000S) P0000 RsM Prom
                 (h000000) h0022 RsW Prom
   (noited wen to (qs)) URD DANING SEAT
                                        \Delta \lambda
                                        丛人
                                        4.
                       logical dollar on (:)
(t) bo knu ekkok
                            Tied ugo (,)
(/) no print error
                                        私
                                        \cup \lambda
                                        NÃ
```

doot 1581 OU (*)

He initial on (/)

CB2¢CILILSLSL\$B\$B\$B\$CE¢IININSBB US = ALL FULL 9400 INTERACT. tests CB24CSE4MONINSBE US = ALL 9400-1 INTERACT. tests ONLY CB0-E-K-D-2-0-W-F-L-K-0-K-0-Y-1-1-0-U1 = ALL NO INTERACT, tests 51581 778 = Or (, diw gool gole) lest prof gol 1001 it = -t. Hir c

CBG-E-K-D-S-O-M-F-B-N-C-K-G-V-I-I-N-U4 = U1 % U2 FULL SAMPLE MOTHER CARD test

CB24CSE4MONINSBB

ne = ni % na Entr ded feete (CE)

CBS4C161656364B3B4C0E411NINSBE CBG-E-K-II-8-0-W-F-b-N-C-K-0-V-1-I-N-

76 = 9401-2 CARD tests

-9-I-0-B

```
(h000166) h32d8 RsW Prom
                  (h00016a) hiffe RsW Prom
                  (PSOSO14) POISO M M DRam
                  (h000176) h01e0 RsW Prom
                  (P000168) h51es RsW Prom
                  (h000166) h32d8 RsW Prom
                  (h00016a) hiffe RsW Prom
                  (P205012) P0000 W W DRam
                  (h000174) h0000 RsW Prom
                  (h000168) h51c8 RsW Prom
                  (h000166) h32d8 RsW Prom
                  mory War offic (ab1000d)
                  (h205010) h4ef9 W W DRam
                  (h000172) h4ef9 RsW Prom
                  (h000168) h51c8 RsW Prom
                  (h000166) h32d8 RsW Prom
                 (P000164) P5380 RsW Prom
                  (P000162) h0004 RsW Prom
                  (h000160) h0000 RsW Prom
                 (h00015e) h203c RsW Prom
                  (h00015c) h5010 RsW Prom
                 (h00015a) h0020 RsW Prom
                 (P000158) P227c RsW Prom
                 (h000156) h0172 RsW Prom
                  (h000154) h0000 RsW Prom
                 (hooolss) h207c RsW Prom
                 (h000150) h4e71 RsW Prom
                 (h000004) h0150 RsW Prom
                  more was 00004 (400000A)
                 (h000002) h0000 RsW Prom
                 (h000000) h0022 RsW Proft
   TRACE RUNNING CPU () or wew option)
                                        Žλ
                                        ċλ
 (4) wo knw skkok
                        (:) no stop error
(/) no erint error
                             ) ted uqo
                                        Žλ
                                        ćλ
```

2天 こ∧

Its initiation (\(\rangle\) qoof isst on (.)

CHAPTER 4

CYBLES AND CONNECTORS IN THE 9400

Table of Contents

4.1 Introduction

4.2 Warning

List of Cables

This section is a compilation of data for the cables and connectors used in the 9400 DSO. For information on the part numbers and further information use Chapter 6. The positions of the cables are shown in the diagrams accompanying Chapter 4.

. _

I.A

4.2 Varning

- you are sure that this action will not cause damage.
 Do not remove any connector while the scope is under power, unless
- Do not insert any connector while the scope is under power, unless you are sure that this action will not cause damage.
- Some cables carry high voltages when the DSO is under power. These voltages may persist after the DSO has been switched off, and therefore great care is needed when handling these cables. (5.3)
- Some connectors are very firmly seated, for example the small coaxial SMB connectors linking the ADC and TDC boards to the 9400-1. These should never be removed by pulling the cables.
- Removal of certain cables when the scope is running will cause damage, for example the cables from the 9400-2 to the deflection yoke. If the deflection current is lost in one direction, the trace becomes a brilliant line; if both deflections are lost, the resulting brilliant point will probably damage the phosphor irretrievably.

The following list is of cables with a connector at each end.


34 IDC 2-row	34 rippon	5-0076	⊺−00⊅6	Panel control	9Н
Connector	Сарде	οT	Erom	Function	Fitle


The following list is of cables which are anchored at one end.


8 2-row	8 соток	T-0076	ряск	RS232 plotter	
8 Z-row	8 сојог	1-0076	рвск	RS232 comms	
16 2-row	rippou	1-0076	ряск	GPIB data	SH
76 2-row	rippou	T-0076	рвск	GPIB data	ÞΗ
3 J-row	2 yl/grn	7-0076	Хоке	Y deflection	£H3
3	ς rd/blu	7-0076	Хоке	X deflection	EH
8 J-row	L	7-0076	۲-00 7 6	CRT services	
12 2-row	у рузск	1-0076	9400-9B	50 Hz+battery	•
apeds 1	J pjsck	T-0076	9400-9B	Ground link	
е ркоми	9	T-0076	∀6-0076	DC power	
3 prown	3	7-0076	¥6-00 7 6	DC power	
əpeds 7	ヤ	ws .Y.	86-0076	Line power	
12 brown	ħ	∀6-00⊅6	86-0076	Line power	
Connector	Cable	Free	Fixed	Function	Title


The following list is of cables which are anchored at both ends.


	Battery current	Battery	86-00 7 6	t wires
Title	Function	From	oT	Cable














9400-7 CRT BOARD

Λ SI-Λ SI+ Λ O9 Λ O09

Connections in order:

DZ Z

CHAPTER 5

YZZEWBLY AND DISASSEMBLY

Table of Contents

Changing EROMS	53.2
Cathode Ray Tube	5.22
Pow Voltage Power Supplies	12.2
6700 D20 Back Panel	02.2
9401-2 DWA Board	51.2
6701-1 Fower supplies	11.2
6700-6B Fower Board	01.2
9400-9A Power Board	6*5
6700-8 CJock Bus	8.2
9400-7 CRT Board	۲.2
9400-6 GPIB Board	9.2
9400-5 Front Panel Board	۲۰۶
9400-4 TDC Board	4.2
9400-3 ADC Boards	€.2
9400-2 Display Board	7,≥
9400-1 Main Board	1.2
Notes on Mechanical Assemblies	0.2

CHAPTER 5

YZZEWBLY AND DISASSEMBLY

Table of Figures


9400-9A Power Supply Board, Front View	1.6.2
tao ya yasang pannag ang ang ang ang	, 0 5
9400-7 CRT Board, Component Side	I.T.2
Cables of 9400-6 GPIB Board	1.9.2
9400-5 Front Panel Board, Rear View	1.2.2
Cables of 9400-4 TDC Boards	1.4.2
Cables of 9400-3 ADC Boards	1.8.2
Left Side View of 9400, Covers Off Cables of 9400-2 Display Board	1.2.2 5.2.2
Plan of 9400-1 Board, Component Side Plan of 9400-1 Board, Underside Right Side View of 9400, Covers Off Front End Shield Assembly	I.I.2 S.I.2 E.I.2 4.I.2
Disassembly Diagram Side View of 9400 DSO, Covers on Internal Plan View of DSO, Showing Location of Boards	0.0.2 1.0.2 5.0.2

Before removing any parts from the LeCroy 9400 DSO be sure to read carefully the instructions referring to those parts, noting any precautions needed to avoid problems caused by mechanical behavior, static electricity, high voltage supplies, etc.

The 9400 DSO is built in a proprietary case which provides a sturdy mechanical support and electromagnetic screening, as well as providing good access to the boards.

Some parts are fitted with springs, while others, such as the PCB retaining bar, <5.0.2> may be slightly stressed. In either case, care is needed while disassembling, because screws, nuts, washers or springs which get lost in the DSO can be hard to retrieve.

Disassembly procedure. Any board can be removed only if any items higher in the diagram, and connected by a solid line, are already out. The reassembly procedure.




The top and bottom covers are each secured by four plated screws, <5.0.1.A> for which a suitable large driver is needed. To remove the bottom cover turn the handle to the forward position <5.0.1>. In removing and storing the covers and when working on the DSO care should be taken to avoid any chance of chipping the external paintwork. Removal of the bottom cover gives access to the 9400-1 mother board, while removal of the top cover gives access to most of the other while removal of the top cover gives access to most of the other board, except the 9400-9B, which is attached near the bottom of the boack panel.


5.0.2 Removal of the PCB Retaining Bar

This bar <5.0.2> holds the 9400-2, 9400-4, 9400-6 or 9401-2 in place against the lower restraints, and it must be removed if any of these boards is to be removed. In some older DSOs the lugs on the PCBs did not penetrate far enough into the slots in the bar, resulting in a board occasionally slipping out of place. More recent bars have an extra piece rivetted on the underside. In case of trouble a new bar can be ordered, or a local modification could be done. Note that elasticity of the bar can make screws jump into the DSO when loosened. The bar is lixed with four screws and lockwashers. <5.0.2.B> <5.1.3.B>.


5.0.3 Removal of the Clock Bus Board 9400-8

This is the little board at the front right of the DSO, <5.0.2> across the top of the two ADC boards and the TDC board. It is attached to the top bracket with two screws and lockwashers. <5.0.2.A> Be careful to replace it after any work on the boards, and make sure that the connectors are well aligned before pushing it home.






FLAN VIEW OF 9400 INTERIOR SHOWING BOARDS



TOP VIEW OF 9400-1 MAIN BOARD




NADERSIDE VIEW OF 9400-1 MAIN BOARD

Figure 5.1.2

In order to remove this boards coupled to the 9400-1, the 9400-2, covers (5.0.1) and the five boards coupled to the 9400-1, the 9400-2, two 9400-3, 9400-4, and 9400-6 or 9401-2. (5.2, 5.3, 5.4, 5.6 or 5.12)

The DSO should be stood on its back panel with the screen at the top. Once the four boards are out, the ten screws, <5.1.2.A> can be removed, followed by the two at the right side of the DSO which hold the frontend heat sink to the case. <5.1.3.A> Next, the heat sink must be temoved from the frontend, by removing two screws <5.1.1.F> taking care to retain the two springs and the washers. The springs are needed to maintain good contact between the heat sink and the hybrids. The heat sink can then be removed. Disconnect the RS232 cable <5.1.1.B> and the front panel cable <5.1.1.A> from the top of the 9400-1. Later DSOs do front panel cable <5.1.1.A> from the top of the 9400-1. Later DSOs do front panel cable <5.1.1.A> from the top of the 9400-1. Later DSOs do front panel cable <5.1.1.A> from the top of the 9400-1. Later DSOs do front panel cable <5.1.1.A> from the top of the 9400-1. Later DSOs do



KICHI ZIDE AIEM OF 9400, COVERS OFF


Figure 5.1.3


The 9400-1 is now free from the case, but is trapped by the three BNC connectors and the two probe calibrator terminals at the front, and by the power connector at the back. With care, the back of the board can be eased toward the front of the DSO until the power connector just clears the lip of the case, enabling the back edge of the board to be pulled out sufficiently to enable the three cables <5.1.1.C+D+E> at the rear of the board to be disconnected. The board can now be lowered, freeing the three BNC connectors and the calibration terminals from the front panel. With great care, the 9400-1 can be removed without disturbing the 9400-2, but this should be done only by LeCroy personnel disturbing the 9400-2, but this should a case replacement needs to be disturbing the 9400-1, and -2 boards.

The replacement procedure is the reverse of the removal procedure. Stand the DSO on its back. Care should be taken to use a suitable quantity of heat sink compound between the hybrid and sink, and between sink and case. It is very important when installing the heat sink to lift the two frontend hybrids (HVV), almost out of the Berg connectors, so that the heat sink can exert pressure on them when it is replaced.

Replace the RSS32-C connector. Offer up the board to the case, and poke the three BMC sockets and the probe calibrator terminals through the holes on the front panel. Then attach the three cables at the back of the board. Next, carefully flex the board enough to lift the Jarge brown connector over the lip of the case. If you left the 9400-2 in place, very carefully push home the 9400-1 so that the connectors mate correctly, remembering that the pins are easy to bend. At this stage correctly, remembering that the board into its final position and to insert the 10 retaining screws.

At this point the frontend heat sink should be attached. Push it into place and press it down until you can just attach the nuts or screws (depending on the ECO), which hold it to the board. Do not push too far, let the tightening of the nuts do it for you. Finally, screw the heat to the case.






CYBLES CONNECTED TO THE 9400-2 BOARD

The 9400-2 display board is situated along the left side of the DSO. <5.0.2> To remove it, first remove the top cover (5.0.1) and the PCB retaining bar (5.0.2). There are several cables connected to the 9400-2; their positions can be seen in <5.2.1>.

- Remove the two cables which lead to the deflection yoke.
- Remove the cable which leads to the 9400-7 board on the end of the impedance low enough to cause a very unpleasant electric shock, the effect of which may make you hit some part of the DSO.
- Remove the power cable with the brown connector.
- CRT, taking great care not to touch the metal. On no account allow the free end of the cable to get near any circuits. Touch the free end of the cable to get near any circuits. Touch the free end of the cable to an unpainted part of the case, for at least one second, and repeat until no spark is seen or heard. This ensures that even if the discharge is oscillatory, no significant charge tool which is first placed on the case, and only then placed on the camains. The CRT must be discharged similarly, using a wire or a tool which is first placed on the case, and only then placed on the least this shock at this level can be serious, especially if you have one hand on the chassis and one on the EHT. The usual rule holds good use one hand only.

The four screws <5.2.2.8> which secure the 9400-2 to the case can now be removed vertically from the DSO, making sure that the EHT cable is kept away from PCBs, as some charge may remain.



TELL SIDE AIEM OF 9400, COVERS OFF

2.5.2

The procedure is the reverse of the removal procedure. The same precautions against high voltage are needed. It is a good idea again to ensure that both CRT and board are discharged. A convenient ground point on the 9400-2 is the top of the large resistor at the top left of the board, seen from the component side. Before fitting the top two screws, make sure that a suitable amount of heat sink compound is present. It is easier to install the CRT focus/brightness cable if the present. It is easier to install the CRT focus/brightness cable if the present. It is easier to install the base of the CRT, and is put back on the CRT after the black plug has been installed on the 9400-7.

5.3.1 Removal of the 9400-3 ADC Boards

The 9400-3 ADC boards are situated parallel to the right side of the DSO. <5.0.2> The left one is for Channel 1; the right for Channel 2. To remove either board requires removal of the PCB retaining bar. (5.0.2) In order to remove ADC board 2 it is necessary to remove ADC board 1 first. The clock bus board, 9400-8, must also be removed. (5.0.3)

Before an ADC board can be taken out, its signal input cable must be removed from the 9400-1, which needs care, as the SMB connector is seated firmly. On no account must the cable itself be pulled. On the back of each ADC board is a rather bulky delay line. Make sure that in lifting out the board that this coil does not foul any parts on the next board to the right, especially the small coaxial cables.

Replacement of the 9400-3 ADC Boards

This is a straightforward reversal of the removal procedure, requiring care in placement of cables and insertion of the card into the large socket at the back of the 9400-1; it is rather easy to bend pins if there is a misalignment. Do not forget to replace the clock bus; without it there will be no results.

Removal of this board must be preceded by removal of the PCB restraining bar (5.0.2), 9400-8, (5.8) and both 9400-3 (5.3). The next step is the careful removal of both SMB plugs from the 9400-1, not by pulling the cables, but by pulling the plugs, which can be quite firmly seated. The board can be lifted out vertically. Make sure that while a board is being examined, repaired or stored, the two coaxial cables do not get damaged.

5.4.2 Replacement of 9400-4 TDC Board

The replacement is straight forward, the only requirements being careful alignment of the main connector, and correct connection of the two SMA plugs into the correct sockets. Place the two coaxial cables in board is inserted. The two cables on the 9400-4 board are labeled POS and NEG, and they should be plugged into POS and NEG respectively on the 9400-1. Do not forget the 9400-8 board. If you do not put it back you get no waveforms on the screen.


5.5.1 Removal of the 9400-5 Front Panel Board

In order to remove this board first remove both covers. (5.0.1) Next remove the ribbon cable from the 9400-5 board. (5.5.1.D) Now remove the four nuts at the corners of the front panel. (5.5.1.A) Remove four spade terminals (5.5.1.E) from the power switch, making sure that they can be put back in the correct positions. The front panel assembly can main front panel board, 9400-5A, they must be separated from the panel. All the rotary knobs must be removed, which means taking off all the caps (careful, soft plastic) and loosening the nuts. Then the twelve screws with lock washers can be removed, <5.5.1.B) which frees the screws with lock washers can be removed, <5.5.1.B) which frees the board. Rotary controls are fixed with a nut and washers: push buttons are fixed by soldering the terminals. The plastic parts are easily damaged by heat. When replacing a push button, take great care to achieve good alignment, to avoid sticking when the button is used.

Note that the LEDs are graded before assembly into three colors, to achieve a uniform appearance. The LEDs are yellow, and they are graded into greenish yellow, yellow, and orange yellow. These are referred to sa "green", "yellow" and "orange" for convenience. The replacement does not match take a single LED from as far from the others as possible, e.g., "KEMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement astch, "send use it as the replacement." "REMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement. "REMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement. "REMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement. "REMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement. "REMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement. "REMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement. "REMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement. "REMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement. "Interpretation of the sample of the sa

To change the fine gain potentiometers, remove the 9400-5B by undoing the four screws. <5.5.1.C>

The replacement procedure is the reverse of the removal procedure. Take great care when fitting the 9400-5A to the panel that each push button is free to move in and out to the full extent of its travel.



KEAR VIEW OF 9400-5 FRONT PANEL BOARD

1.9.2


Remove the PCB retaining bar (5.0.2) and then detach the two ribbon cables from the 9400-6 board. They are of different sizes. Note the orientation - they are both color coded. The larger cable has line 1 at the top, while the smaller has line 1 at the bottom. The GPIB board can now be removed. Note that on a few 9400 DSOs the units were supplied with wrongly color coded or wrongly polarized cables. The best procedure is write down the orientation of each cable and to put it brocedure is write down the orientation of each cable and to put it

5.6.2 Replacement of the 9400-6 Board

Simply reverse the procedure of 5.6.1.

5.7 Removal and Replacement of the 9400-7 CRT Board

Ease the board carefully towards the back of the DSO, until it is tree. Detach its cable from the 9400-2 board. In some cases it may be easier if the power cable from the 9400-9A to the 9400-2 is previously detached.



FRONT VIEW OF 9400-7 CRT BOARD

This is very simple, requiring only that care be taken in alignment of the connector pins when reassembling the board.

5.9 9400-9A and 9400-9B Power Supply Boards

These two boards cannot be simply removed. For information on the 9400-9A see (5.21) and for 9400-9B see (5.20).

5.12 Removal and Replacement of 9401-2 GPIB and Memory Board

This board is fitted in later 9400 DSOs in the position previously occupied by the 9400-6 GPIB board. The procedures for the 9401-6 are the same as for the 9400-B. (5.6)

5.20 Removal of the Low Voltage Power Supplies

5.20.1 Removal of the Block of Four

The four main DC power supplies of the 9400 DSO are situated on the left side of the back panel, and behind the 9400-9A board. <5.0.2> They should be removed only as a block of four, after which they can be dealt with individually as required.

Remove the line power cable from the 9400-9A, noting its position. Remove the power cable from the 9400-2, <5.2.1> so that it is connected only to the 9400-9A. There is still one cable connected to the 9400-9A on the other side, but it cannot yet be moved.

Remove the lower set of four countersunk screws <5.21.1.8> trom the back panel, and the outer two upper screws <5.21.1.8>. Now, holding the front of the 9400-9A and the block of power supplies very carefully, so screws <5.21.1.C> from the back panel. It should now be possible to lift the power supplies up enough to reach underneath and pull out the power connector from the 9400-1. <5.1.1.D> The power supply block is now completely free from the 9400 DSO.


5.20.2 Replacement of Power Supplies

Simply reverse the procedure of 5.20.1.

5.20.3 Removing an Individual Power Supply

Remove the block of power supplies (5.20.1).

Each power supply is held to the 9400-9A by two latches, <5.20.1>, which can be released by taking out the two screws.




the front panel, it is difficult.

This can be done without removing the block of low voltage power cable to

Remove the power supplies (5.20). Remove the cables connecting the back panel to the 9400-1:

```
- RS232 <5.1.1B>
- groundlink <5.1.1.C>
- AC link <5.1.1.E>
- GPIB <5.6.1.A> <5.6.1.B>
```

Remove the four screws running through the black feet at the corners of the back panel <5.21.1.D>. Remembering that there is a power cable connecting the back panel to the case at the lower left corner, as viewed from the back, ease out the back panel from the case.



BACK PANEL

When exchanging individual power modules it may be found that the new unit has no nuts on the rear flange for attachment to the back panel. In such a case the two nuts should be removed from the recesses in the old unit an placed carefully into the new unit. The nuts have a tendency to fall inside the power unit. Difficulty may be experienced in inserting the nuts because of fouling by the nuts which hold the cover on the power module. In such a case rotate the screw and nut to minimize the interference. The nuts should be held in the recesses with Loctite, nail varnish, or quick drying paint. When the block of power supplies is reassembled to the back panel, the eight screws supplies is reassembled to the back panel, the eight screws from their sockets.

When attempting to insert the small black latches which hold the power modules to the 9400-9A some interference may be found from a green/yellow wire or a ceramic capacitor. In both cases the offending item may be moved aside with care.

Remove the following:

```
9400-2 display board
    9400-7 CRT board
                        (7.2)
   PCB retaining bar
                      (5.0.2)
   Top cover of 9400
                      (t.0.2)
```

(1.2.2)

9400-5 front panel assembly (1.2.2)

final check just before removal can do no harm. At this stage the cathode ray tube should have been discharged, but a


padding under it. Withdraw the CRT forward out of the frame. the CRT very carefully as the the studs are withdrawn, or place soft the back are not lost in the DSO. Hold Make sure the stud and nut at remove the nut at each corner of the tube at the front of the frame. diagonally across the back of the bulb. With a suitable nut driver, to be moved. Take off the long helical grounding spring which runs The tube can now, with care, be removed without any other boards having

Replacement of Cathode Ray Tube 5.22.2

the conductive coating, in case a charge has built up. Before fifting a new tube, it is well to connect the EHT receptacle to

ground electrode of a smoothing capacitor. then discharging to the logic circuits. The coating also forms the essential, to prevent the outer conductive coating acquiring charge and grounding spring, under the neck, away from the EHT lead, This proceeds exactly as the removal process in reverse. The fitting of

These are on the top side of the 9400-1 board, and access is possible only by removing the power supply block (5.20). The EPROMs can be removed jumpers are shown in <5.23.1> and <5.23.2>. The EPROMs can be removed using an IC extractor. The EPROMs can be 64, 128, or 256 K types. Electricity are required. The EPROMs can be 64, 128, or 256 K types. The diagram shows how to jumper each type.



. .

CHAPTER 6

PARTS LISTS FOR THE 9400 AND 9400A

FREE NO: 19-RAY-1989 09:50 KEGNEZIEK: BENNGTK PATABASE: 999 HEG.RE.290.2 Lector SA MANUFACTURING MANAGEMENT DATABASE 999

EILL OF MATERIALS REPORT

48 Ot 16/05/89 SORTED BY ASSEMBLY FART NUMBER, ITEM NUMBER

8\A00A9 :TAA9

CLASS CODE:

LINISHED COODS-WANNFACTURED Ţ

. Loquv-6	-00404 FTER ROARR FOANG	8-441		ð	- 4	AA. 3	AAA. E	₩/₩/₩	00/00/00			
∑-6400-7	COMPLETED BOARD F9400-	Z-00#		L	뵑	1,00 A	1,000	00/00/00	66/66/66			
F9400A-51	COMPLETED EOARD F9400A	1004-21		9	Ä	0011 AE	1,000	00/00/00	66/66/66			
4-00460	P-00MEV Y'AUR THAIRAV	b-(S	Ä	00.1 A∃	1.000	00/00/00	55/65/65			
₩8-00+60	AE-0019V Y'AUE TWAIRAV	AE-(Þ	¥	00.2 A3	1,000	00/00/00	66/66/66			
£6400-5	COMPLETED BOARD F9400-	7-004	A	£	Ä	00+1 AE	1,000	00/00/00	66/66/66			
F9400-1	CONFLETED BOARD F9400-	I-001		7	Ä	00 t A3	1,000	00/00/00	66/66/66			
0046H	LOOSE PARTS M9400			I	7)	00.1 A3	000.1	00/00/00	66/66/66			
13811 131750 0100		,		MATERIAL A		TOTAL TABLE	100000	71167		TANTUT IN	BOT GIRLS	
COMPONENT PART	DESCRIPTION		ä	SHIM U	Jb.	IN ASSEMBLY	FACTR		DATE	Seeseemo	NOITANAOANI	
				ILEX		A39 Y10 T8	XIELD	EFFECTIV	3VITOAMI			
DERC: LINVE VERENE	97.4 34009 7.6	SOM: EA	109	R KEAL	¥ :							

VCCE220KIE2-6400V	ACCESSORIES FOR 9400A		8 SI	E∀	0011	1:000	00/00/00	66/65/66	
8700HROOF	LINAL ASSEMBLY MSOZE	¥	A AI	ΕĄ	1,00	00011	00/00/00	66/65/6 6	
A502HA0049	FINAL ASSEMBLY MSORA		3 EI	ΕŖ	00:1	1,000	00/00/00	66/66/66	
F9401-2/1	COMPLETED ROARD F9401-2/1		15 B	E∀	\$4.0	1,000	00/00/00	56/66/66	
£8401-5	COMPLETED BOARD F9401-2		AII	EA	0.25	1,000	00/00/00	66/66/66	
E8400-8/5500	COMERETED BOARD F9400-9/220V		10 E	ĄΞ	04.0	1.000	00/00/00	66/65/66	
E0400-0/1120	COMBLETED BOARD F9400-9/115V		3 4	ΕA	0910	1+000	00/00/00	66/66/66	•
F9400-8	COMPLETED BOARD F9400-8		8 8	EA	1,00	1,000	00/00/00	66/66/66	
∠-00 ≯ 6∃	COMPLETED BOARD F9400-7		A N	₽¥	1,00	1,000	00/00/00	66/66/66	
E64004-21	COMPLETED ROARD F9400A-51		¥ 9	ΕH	1,00	1,000	00/00/00	66/66/66	·
p-00 p 60	P-00ARV Y'AUS THAIRAV		2 8	₽∃	00.1	1.000	00/00/00	86/66/88	
45-00+44	AE-0048V Y'AUS THAIRAV		AA	Ŕ∃	00'Z	1,000	00/00/00	66/66/66	
£6400-5	COMPLETED BOARD F9400-2	A	3 6	∀Э	00.1	1,000	00/00/00	66/66/66	
E6400-1	COMPLETED BOARD F9400-1		5 B	₽∃	1.00	1,000	00/00/00	66/66/66	
M9400	LOOSE PARTS M9400		ЯI	43	1,00	000.I	00/00/00	66/66/66	
COLUMNIC LINE	DESCRIPTION	 NA 14	ac yan	inces in	1300	31303	THIE	7:40	MOLINGWIC THEOMER TON

INTABASE: 999 - REQUESTER: BRUNDLK

5,00 1,000

5'00 1'000

5'00 1'000

600.1 00.4

1,00 1,000

000'1 00'1

4,00 1,000

1,00 1,000

000,1 00,4

000.1 00.1

1,00 1,000

2,00 1,000

1,00 1,000 10

1:00 I:000 IO

0

0

01

0T

10

OΤ

10

ÕΙ

01

56/65/66 68/50/70 0

0 05/02/88 88/88/88

66/66/66 68/S0/Z0 9

0 05/02/85 65/66/67

36/66/66 58/90/70 0

56/66/66 00/00/00 0

66766766 00700700 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

65/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

20 b Eb

46 b EV

48 F EA

43 F EA

49 b EV

44 B EV

43 B E∀

4S B EW

41 B EV

40 B EH

38 B EB

28 B EV

33 B EV

39 B EV

TIEWRAP

CLAMP WITH STRAIN RELIEF

СОИНЕСТОК НОИЗІМО З

DEFLECTION YOKE

MEOPREHE WASHER

REAR PAKEL FOOT

SPRING CONTACT

FRONT PANEL CABLE

HEAT SINK FOR HUV 200

POWER SUPPLY SUPPORT

SUPPORT ANGLE BRACKET

MOTHER CARD SUPPORT

DISPLAY SUPPORT 9400

CONNECTOR PIN (FEMALE)

200021449

72282000S

422151003

100020554

300040001

280171122

140024607

191004607

140004404

S9000140Z

100000402

1100001607

2000006607

190001607

	00100100	¥	V)	444 ×	A7. 1	¥		, _			OCTO TOOGGIO VI IOGIA	2000000
66/66/66	00/00/00	0	10	1,000	00.1	ĦΞ	Ħ	32			DZO COMBFEIED BOX	000004407
	00/00/00		10	0001T	6619	H3	d	ΥÎ			TIEWAAF	284120003
	00/00/00		10	000.1				Σ£			FLAT WASHER M4	224440505
												224440501
	00/00/00		01	000.1				25			GND WASHER FOR 554440101	
	00/00/00		01		15,00			15			NUT SQUAKE NA	22440101
66/66/66	00/00/00	0	10	000,1	15,00	₩.	4	٥£			NUT GUIDE FOR 554440101	224040401
66/66/66	00/00/00	0	01	1,000	1'00	Ą3	d	58			SEACER HEX M3X12MM	22230113
	00/00/00		01	000.1				82			NOT SHAKEPROOF HEX MS	225420400
	00/00/00		01		15.00			72			NUT HEX MA	225440100
	00/00/00		10	1,000				92			NUT OFEN-END ACORN H3	222430300
66/66/66	00/00/00	0	10	000.1				SZ			MASHER SHAKEFROOF MS	221420300
66/66/66	00/00/00	0	10	000.1	00+8	Ą <u>-</u>	d	54 ∣			WASHER FLAT (SPRING) M4	221440201
66/66/66	00/00/00	0	01	11000	00° b	A3	d	53			WASHER SHAKEPROOF LGE M4	221440301
	00/00/00		10		15,00			35			MASHER SHAKEPROOF MA	221440200
			01	000 T				51			MASHER SHAKEPROOF LOE M3	10202013
	00/00/00											
	00/00/00		10		56+60			50			WASHER SHAKEPROOF M3	221420206
\$6/66/66	00/00/00	0	10	1,000	2100	Ą:	ਰੰ	61			SCKEM CAF HD BHIF W2X8	220420108
66/66/66	00/00/00	0	10	00011	8,00	₩.	d	181			SCKEM CARGE HEAD MAX8	220440208
	00/00/00		10	000.1		A=	d	41			SCEEM DAVE HD BHIF W4X40	220440740
	00/00/00		10	000'I				91			CAF INL HEX HEXTE	917077055
	00/00/00		ŎĬ	000,1				SI			SCREW CYL HD PHIL MAXIO	220440110
												220440108
	00/00/00		70	1,000				14			SCREW CYL HO PHIL MAX8	
66/66/66	00/00/00	0	10	000,1	00*2			ĽŢ			SCKEM CAF HD 6HIF M3XI∢	\$110E\02S
66/66/66	00/00/00	0	01	00011	0015	ħ.	d	15			SCEEM CAL HE PHIL MIXE	8010Et0SS
66/66/66	00/00/00	0	10	000'I	19.00	Ą.	ld	11			SCKEM CAF HD LHIF W3X9	90 10£ 0 5 \$
	00/00/00		01		00.8			101			SCHEM CAT HB EHIT W3X4	22 042010 4
	00/00/00		10		1.00						SERING EXT TYPE 190 MM	244210001
	00/00/00		01		00.4		1				CARD GUIDE NOW METALLIC	100014085
66/66/66	00/00/00	0	10	000.1	00.1		4				HANDLE (U-SHAPE)	20010£0£S
66/66/66	00/00/00	0	01	00013	00*fr	Ĥ.		19			FOOT FOR COMPAC ENCLOSURE	\$200100ES
66/66/66	00/00/00	0	10	00011	5'00	u j	1 8	ΙS			ERACKET RIGHT AHOLE SMALL	<u> </u>
	00/00/00		10		00°Z		} (GROWHET 4,8MM ID/10,2 OD	482000090
	00/00/00		01	00011							SMILCH ROCKER DEST	411591001
	·											
	00/00/00	-	10			₩.					LAREL TANGERONLY.	SOOISOZZZ
66/56/56	00/00/00	0	01	00011	1.00	∜.		1				351550006
										·		
31A0	ETAC		EG TIME	E POSTE 2	A TREAT	3584 W	1 38	88	(NN)	ነظ	DESCEILLION	TAAA THENDAMOO
INACTIVE	EFFECTIV		G LEAD	YIELD T	. #3d	J10 13	,	ΜЭ	111			
		ţ	OUTE OFFSE									
		*		•							TABLE WINDS HE HING	DEEC: FORSE LARGE WARON
											NOM: EA SC: R REV:	
												PART: M9400
e setting.												SUBASSEKECIES
												CLASS CODE: 2
1100										69	9/20/91 E0 EV	
						HER.	MUM	i EW ∮	T O	438 8	SORIED BY ASSEMBLY PART NUMB	
I 10	IN 30A9										INDENJED BILL OF M	79-H44-1899 09:37
		У.	V2E: 663	HATAN				3	· + ± · 4.	v		MFG+KE+291+2 Lechos 88 MANUFAC

FOUTE OFFSET

IP:60 6861-YAN-61 INDENTED BILL OF MATERIALS I ION BOWA MFG.RE.291.2 Lecros SA MANUFACTURING MANAGEMENT DATAFASE 999 DATABASE: 999 MEGUESTER: BRUNGLK

| Comment | Comm

| CAP | CERA DISC 100V 8.2 PF | CAP | CAP

DESCRIPTION RY NUMBER SC UN ASSENBLY FECTR SEG TIME DATE

ILEW 21 ULL BEK KIEFD 10 FEWD ELLECTIN INWOLFNE

		68/90.	/61 H	0 8¥		
ИПИВЕК	TIFW	MOWRERY	1893	VESEMBLY	EA	SORTED

EEA:	3 ;:	JS ∀	3	: WOIT	F9400-1	NAAAA	ITTT IGHOT	1,02,31
							E6400-1	:1949
,							PEMBLIES	SAAUS
						7	17404	CCUTO

153429288015342942928015342------

___! CFW22 CODE: 5

COMPONENT PART

102412082 102412026

FAGE NOT

86/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

56/66/66 00/00/00 0

)66/66/66 00/00/00 0

000:1.00:1

4,00 1,000

1.00 1.000

01 000:1 00:Z

01 000'1 00'9

10

01

01

ISI & EV

130 b Et

113 b EV

118 F EA

113 b EM

KES EKEC BARRIN 1'SI K

BES PREC RNSSD 909 OHMS

KES BKEC BARRE 139 OHMR

RES PREC RNSSD 61,9 OHMS

BES FREC RNSSD 100 OHMS

100122891

198221288

922123891

198231565

168531277

MEG.RE.291.2 Lectos SA MANUFACTURING MANAGEMENT DATABASE 999

16:40 4691-168-61 INDEKLED KILL OF KATEKIALS

48/50/91 40 3V SORTED BY ASSEMBLY FART NUMBER, ITEM NUMBER

CTMRR CODE:

/66/66/66	00700700	ŋ	0.1	000.1		73		211	PMBN 9.14 NZZWA NZGO PZG	7771728811
66/66/66	00/00/00	0	10	000.1	5100	A3	4	911	KES FREC MPR 24 1 MEG	189600991
66/66/66	00/00/00	0	10	1,000	00.4	Ψ∃	ij	SII	BE2 BBEC MBBS4 100K	198003282
66/66/66	00/00/00	0	01	1.000	00*2	₩Э	đ	511	KES PREC MPR24 11K	16800891
	00/00/00			1,000				211	KES FREC MPR 24 909 OHMS	198008388
•	00/00/00		01	000*1				111	BES 2% WELVE LIEW 18 OHWS	1925 5 2591
	00/00/00			1.000				601		
									KES COWE IN THE RX ST K	191322131
	00/00/00		01	000.1				701	KES CONF 1/AM SX 750 K	\$\$2\$££191
	00/00/00		01	000'I				901	RES COMP 1/AM 5% 68 K	19132293
66/66/66	00/00/00	0	01	1,000	00.4	Ε¥	7	101	KES COMB INM 2% 2'9 K	191232295
66/66/66	00/00/00	0	ÕĪ	1,000	00.4	₩3	ď	103	BES COME INTO 27 290 OHRS	192222191
66/66/66	00/00/00	0	0.1	1,000	00.2	Ε₩	d	105	KES COMB 1/4M 2% 210 K	191222214
66/66/66	00/00/00	0	10	1,000		ΕŖ			N I'S XS Mb/I GOWD I'VM SX S'I K	191222215
	00/00/00	-	10	000.1		₩3		66	BES COND 1/4M 2% 210 OHHS	TISSEETPT
	00/00/00		70							
				1,000			ď		MES COME INTO 2X 43 K	191232423
	00/00/00		10	00011		₽		86	RES COMP 1/44 SX 4.7 K	ZZÞSEE191
	00/00/00		10	1,000			곀		BEE COWE INDEED AND OHME	144655191
	00/00/00		10	000 t	00.1	₩Э		£ó	KES CONE 1/4M 2% 2'6 WEB	562522191
66/66/66	00/00/00	0	01	000.1	5,00	AЗ	d	26	BES COME INTE 2% 3'8 K	741332365
66/66/66	00/00/00	0	QI	000°I	1+90	ĦЭ	તું	13	KES COND INTO 2X 280 OHMS	145555191
66/66/66	00/00/00	0	01	00011	00.4	₽Ð	đ	06	KES COND INDE 23 330 OHRS	122322191
66/66/66	00/00/00	0	10	000'1	1.00	ΕH		88	MES COND TIME 2X 30 K	202522191
	00/00/00		01	000*1	·		셤		KES COMB INM 2X 200 OHKS	102922191
	00/00/00		01	000,1		E₩		98	KES COWE 1/4h 2% 53 K	2/2922191
	00/00/00		01	1,000		₩3		\$8	. BEE COND 1/4M 2% 5°1 K	275555161
	00/00/00		01	000.1		₽¥		28	KES COWE I/4M SX 540 OHWS	142822191
) 66/66/66	00/00/00	0	01	1.000		ŔΞ	q	85	EES CONB 1/4M 2% 550 K	\$222££191
² 66/66/66	00/00/00	0	01	000.1	5,00	ŔΞ	ď	18	BES CONE 1/48 2% 5'5 K	177333355
66/66/66	00/00/00	0	10	000°T	00,1	ΕŲ	ď	08	KES COMB INAM 2% SO OHHS	191222500
66/66/66	00/00/00	0	01	000°I	1.00	ΗŒ	d	64	KES COME 1/4M 2X 180 OHWS	181822171
	00/00/00		10	00011		₽¥		82	MES COMP 1/4W 5% 1.5 MEG	991922191
	00/00/00		10	000.1		₩3		22	KES COMP 1/4M 5% 1,3 K	161333132
	00/00/00		10	000-1		₩3		94	BES COWE INTER 2X 120 OHRS	161355131
	00/00/00		01	1,000		Ε₩		SZ	BES COMB 1/4M 2% 150 K	191322171
	00/00/00		10	1,000		E∀		۲ <i>L</i>	EES CONE I/dh 2% TO MEG	901922191
	00/00/00		10	000'T		ΕĀ		72	KES CONF 1/44 SX 1 NEG	191322102
	00/00/00		01	1.000				17	BES COMP 1/4W 5% 10 K	191322191
	00/00/00		10		00 ' 9£	Ε¥			KES COMP 1/4W SX 1 K	201522191
66/66/66	00/00/00	0	01	1,000	1,00	₩3	d	89	KES CONP 1/8M SX 750 OHMS	197222181
66/66/66	00/00/00	0	10	.000*1	5,00	ΕŖ	J	19	KES COMP 1/8W 5% 560 OHMS	198832191
66/66/66	00/00/00	0	01	1+000	1,00	43	₫	99	KES COWN TYBM BY 29 OHMS	099822191
66/66/66	00/00/00	0	01	00011	00°8	#3			VES CONL TYER 2% 21 OHMS	191552210
	00/00/00		01	000'I		¥3			WES COME INON 2X 430 OHMS	124822191
						43				
	00/00/00		10	000'I					SHAO 28 MATE JOHN 28 36 SHAO	161225390
	00/00/00		01	000'I		43			WES COWE INSM 2% 33 OHWS	191552230
	EFFECTIV DATE			KIEFB	PREEMBELK. Olk bee			EV NUMBE EV	MO1191A023A	COMPONENT FART
									ID NOVED E8400-1 NOW: EV 201 E REA:	DESC: COMBLETE
										PART: F9400-1
										SALFARESEMENTES
									_	

3100

EFFECTIV INACTIVE

₽46E #8:

3140

10-MAY-1989 09:41 INDENTED BILL OF MATERIALS MEG.RE.291.2 Lecros SA MANUFACTURING MANAGEMENT DATABASE 999

LEAD TIME	 MIELD FACTR				NGKER ITEK		DESCRIPTION		TAA9 TH3H09	(O)
0FFSE1		334 722	***				PED E8400-1 NOW: EV SC: K KEA:	BO	C: COMBLETED 1: F9400-1	
								ζ	MESEKBLIES SS CODE:	
			иая	เมกม	וורט נ	_	20KIEN BY BSSEMBEY FRAN NUM SOKIEN BY BSSEMBEY FRAN NUM			

5/64/55 00:00	7.6.3	· · · · · · · · · · · · · · · · · · ·	TWO TOWN) figure our ş	Ξ	3 771	OPESTARBLEER BNZALSSAG	1001/2605
8/26/05 CO.700		01	0001			3 121	IC DECLMARTIER SMIGHTEIGEN	500001128
67 \$67 56 (9079)		ψĬ	00011-00			3 02ī	IC DMI SETYME BNIALSZSIEW	02 01†00 02
5/68/56 00/00		ō.	00011-00			d 691	IC WOLLIPLEXER BAPALSISBA	500041098
57.66 (£6.001/00)		03)n0:1 00			a 891	IC ERIOR ENCOD RANAFRIAGA	290140002
5/55/66 00/00		0.7	00011 0:			a 291	IC DECVDENORIE SWIGTEIBSW	290041095
6/56/56 CV/00		(1)	90011-00			g 991	IC 8 BIL 2 BEG SMN4F81F2M	950140002
		01	00011-04			4 997	IC WOLLIVIBE SWZALSIZZW	500041044
.5/44/44-00:00		01	00011 00			d 591	IC OB/ON COOM! SMIATCRIAIN	200041045
5/55/65 00/00		01	00011 00			1 291	IC B EFIB-EFOB SMAWFRIAM	200041022
-,6788788 99700		01	00011 00			4 291	IC 3-14 EXCT-06 RML4F2899	- 500031108
:6/66/68 00/90		01	00011 0			d 191	IC BINNEY CMIR BMY4153934	500031101
36, 56/65, 20/00);	00011 0	=		1 09 E	IC CORNLES BNIFFSIBIN	200021027
56/66/66 (0/00		01	000110			d 551	IC BOS FOLLER SNIGTRISZN	500021086
:5/56/66 00/00		21	00011 0			d 891	IC S-IM PMD 001 SMI01COSM	500021086
55/65/66 00/00		10	000110			4 ZSI	IC FOS-NAME BUF SN74L837N	\$2000Z1Q\ 4
:6/56/65 00/00		01	0/)011 0		9 3	4 9ST	IC 5-IN LOS OB ENJAFRZSM	200031073
56-66/56-5010C		70	0001T 0	6-1	ĦΒ	d ∀SI	IC bO2 N∀HD @1 2N\∀F2135H	50002 109 9
.6/66/66 00/00		01	000:1 0	0 ' ታ	43	123 B	IC SHIEL EEG BNAMFRIRM	200021022
66/66/66 90/00		01	000'1 0	0 * Z	ΗŢ	125 F	IC S-IN NOW BI SNIMTROSN	200021021
4.786788 00700		01	000110	0.4	ΨB	d ISI	IC ELIP-FLOP SN74LS74N	500021048
a6/65/56 00/00		01	00011-0			120 b	IC 4-IH NUMB 01 SHL4F850N	500031048
56/66/66 00/00		10	000'1 0	0 * 1	ĦΞ	146 b	IC 3-IN NUMB 61 SNYALS10N	200021047
56/66/66 00/00	0700 0	10	00011-0	5'0	ŧΞ	148 b	IC HEX INNEKLEK SHINTROOM	2000210 4 9
56766766 00700		01	00011-0		43	d 241	IC S-IN NUMB BI BNZ408000	500031028
56/66/66 00/00	0700 0	01	000.1 0		A3	J 9₺I	IC ONYD FINE DE WC 1488F	500015005
-6766766-00700)700 O	01	00011 0	5.0	¥∃	1 44 F	IC ONUD FINE REC NC 1486F	200012001
55/66/66 00/00		10	000:10		ΕŲ	143 F	BES MELMOBK I K	190842102
56766766 00/00	0/00 0	10	000'1 0	0.8	43	145 E	BESISIOE HEIMOBK 5°5 K	160642222
56/66/66 00/00	0/00 0	01	00011 0	1011	ΗJ	d Ibi	RESISTOR NETWORK 1 K	190642102
56/66/66 00/00	0/00 0	10	000,10			9 OA1	RESISTOR NETWORK 330 OHMS	190042331
55/66/56 00/0	0/00-0	ŢĢ	000,10		ĦЗ	136 b	RES VARI CERKET 100 K	4017104
\$6,786766_00700	0/00 0	. 01	00011 0			138 F	EES ANKI CERHEI 200 OHKS	105/574181
66766766 0 070	0700 0	10	000.1 0			4 VEI	KES VARI CERMET 200 OHMS	181437201
66/66/66 00/00	0/00-0	01	000,10			136 F	KES NARI CERMET 1 MEG	181437105
o6/66/65 00/0	9700 0	01	000.1			9 25 E	KEE VARI CERMET 10 K	181427103
56/66/66 00/04	0/00 0	10	000110			134 B	RES VARI CERMET 5K	179227502
o6/66/66 00/0	0/00-0	01	00011 (4 EE1	RESISTOR DISC NTC 47 K	5/4914691
166766766 0070		. 01	00011	1.0		d 221	BES BREC BARRED 882 K	9923199 4
36/66/66 00/0			000.1 (131 P	RES PREC RNSSD 178 K	198231906
56/66/6 6 00 /0	0/00-0	10	000-1 (130 b	RES PREC RNSSD 64.9 K	29212931
55/66/56 00/0			000:1			156 b	PES PREC RMSSD 61.9K	198712891
66/66/66 00/0			000,1 (128 P	BER LEEC BARRED 34.8 K	198231241
56/66/66 00/0			00011			127 F	BES EBEC BA22D 16.2 K BES EBEC BA22D 10.0 K	198221206 198221486
55/56/66 00/0			000*1 (d 921		19821439
46/66/66 00/0			1,000			4 521	WES 64EC BM22D 3*01 K WES 64EC BM22D 5*00 K	18821455
45/56/66 00/0			00011			1 \$21 1 CZT	RES PREC RNSSD 1.78 K	21912591 219125891
56/66/66 00/0	-		1,000			d 221	RES PREC RUSSD 1.33 K	19821402
65/55/56 00/0			1*000			1221 P		1234267890123426789012345
TELEST	TO STATE						הבסרשינו זמע עא אני	

FACE NO.

INDENIED RIFT OF MATERIALS 1+140 5941-14W-5 GORESTATA THEOREM SHINDFACTURING MANAGEMENT DATABASE 999

SOBLED BY ASSEMBLY FART NUMBER, LIEN MUMBER

98 O£ 17\02\88

wa. co, co		•	٠.							• • • • • • • • • • • • • • • • • • • •
46/66/66	00/00/00	0	01	1,000				214	DIODE DUAL PICO-AMP DPADS	3004005
66/66/66				1*000				513	DIODE SMILCHING BYMPS	29002009
66/66/66	00/00/00	Ù	10	1,000	2.00	93	d	112	IC MICROPROC INTERF 2661	₹99 2 9 22
66/66/66	00/00/00	0	10	1,000	0011	₩∃	đ	012.	IC WICKORROCESSOR 9800078	51381068
66/66/66	00/00/00	0	10	1.000	0012	¥З	þ	508	IC X-IAL CONTR OSC74LG321	13204/80
66/66/66	00/00/00	0	10	1,000	0011	Ħ3	ı.j	208	IC 602 NOF1 KER CHINO	092749(
66/66/66	00/00/00	0	01	1,000	00.1	Е∀	đ	202	IC MEG NONI BEG TRASSO	08261350
66/66/66	00/00/00	0	01	1.000	1.00	ΕŅ	d	902	IC EGS NOCT BEGAR FW313	2120258(
66/66/66	00/00/00	0	01	0001	5100	₩3	d	502	IC OUAD OF AMP LF347BW	Z\$E1218(
	00/00/00			1.000		₩3	d	504	IC OUAR OF AMF LM324	181202134
	00/00/00			1,000				503	IC FD1 -AOF1 BEG FW33X1)8155222
	00/00/00			1,000				305	IC DOWN OF AMP LF353M)ET10322
	00/00/00			11000		A3	d	201	IC FO GEESEI Ob ∀WE G6-O\	20001180
	00/00/00		10	0001				500	IC 8-RIT DAC MONODAC-08E0	1001708
	00/00/00			1,000				166	IC TRANS ARRAY CA3046	18022001
	00/00/00			0001				198	IC BOND DILL COME CH333M	(8021010
	00/00/00			1,000				791	IC NOFI COMEMBATOR LM311N	3 001108 0
	00/00/00			000°T				961	IC LIMER MESSS	b001108 [,]
	00/00/00			1.000				195	IC 8-CH WARER HELX DREOS	8050424
	00/00/00			00011				461	IC S-IN HELX SN74LS399N	66204221
	00/00/00			000,1				163	IC 15-BIL D/W COMA DWC800	00808241
	00/00/00		01	000.1		EÀ		261	IC NA E-BBOW SYSSEG-25	9520559
00/00/00 00/00/00				1.000		43		191	IC SO48X8 BVW HW9119Fb-S	91108250
1338	00/00/00	-	01	0001		43		160	1072 219-PIL BAN 4164-15	12241364
	00/00/00		01	0001				481	IC 88II WYGN CONE 1477	7890/GO(
			10	000.1				188	IC WOLLIFLIER 25L514	10240014
	00/00/00			000.1				78I	IC DOWN HOUTINIES SALESZI	10440221
	00/00/00		01	000.1				981	IC UP/IN BIN COUNT 74F191	1610950
	00/00/00		10	1,000				182	IC D-119 EL FLOR 74F175	0341122
	00/00/00		10	000.1				184	IC GUAD I-FLOF 74F379	5 <u>/</u> 20 / 20
	00/00/00		01	000.1				183	IC 1-06-8 DECODEE 145128	0340138
			OI.	000.1				281 501	IC DUAL OR-AND MCIOHII?	7110450
	00/00/00		01	000 1				181	IC D-14PE FOS FLOP 74F74	†200bE00
									IC 2-INENT NAMD 74F00	0230020
	00/00/00		10	00011				180	IC 8K DAN WEN DEIN MASSER	796Z <u>/00</u> (
	00/00/00		10	000,1				621		7755500 P2S12004
	00/00/00		01	00011				178	10 00141 1-114 FF 74L5534	723,200 721,200
	00/00/00		01	000'I				221	IC SXFVICH D-IABE 14F8313	9021700
	00/00/00		0I	000'I					IC 8-EII 8/EEC 8N34C8566N	2421700(
	00/00/00								IC POS XCEINER SMAKTSVASM	
	00/00/00				0014	7.d	- d	PAR OAT		20011000 20011000
	00/00/00					¥ 1	ď	£41	IC 8-BIL REGIST SW1418374	
					PREMBER	160	-10			MPOWENT PART
		IA3J	01	MITE LA	STY PEK Vecember				40113133331	rava rusemi
		OFFSET	EUITE						ONWE FE 201 K KEAL	1-00#61 03408 U31375400 135
									trouver to the row printer	E1: E3400-1
										DBYESEMBFIES
::::X										Ass code; 2
1)								į	(A/CN/91 4D 98	2 13450 044

DIODE HOT CARRIER MP2835

DIODE SEMEN 9.15 IN7134

DIODE ZENER 6.89 1N710A

DIODE RECTIFIER IN4005

DIOGE LICOVALEKE RWA 42

DIODE SMILCHING INDUS

DIODE ZENER 3,450 IN7034

DIODE SCHOILKA FEE HESELI

22010822

22010811

405523113

40522210

\$055250\$

22010602

20120042

2007100

12:60 1:600

553 b Eb

555 e EV

351 B EV

350 B E∀

518 b E\$

512 b EB

216 F EA

00011 (013

00011 0019

00011 0011

2,00 1,000

2.06 1.000

39,00 1,000

4.00 1.000

01

01

ÜΪ

01

01

10

66/66/66 00/00/00 0 66/66/65 00/00/00 0

66/66/66 00/00/00 0

66/66/65 00/00/00 0

0.00/00/00 65/66/66

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

380 B E8 \$100 11900 35 0.00(0)(00 55\0503) 2EFE E08 8400-14 191000607 279 B EA 55/66/66 00/04 00 0 01 000°F 00°F COMER RF-SHIELD 261004907 01 0001 0011 278 B E4 161006407 66/66/84 00/00/00 0 FOMER RF-SHIELD BNC CONN, ANGLE SOCKET UPPER RE-SHIELD FOUER RE-SHIELD 7:00 7:000 70 0 00:00:00 88/88/88 2:00 7:000 10 0 00:00:00 08/88/88 \08400131 \08400101 \280221058 10004607 35/56/65 00/00/00 0 01 000*1 00*Z CALIERATION TERMINAL CALIERATION TERMINAL WIRE TEFL 7-5TRAND GRA 28 66/56/55 00/00/00 0 01 00011 +0:0 FIVET HOLLOW 2,5X6MM 28222339 55/66/55 00/00/00 O 01 000:1 00:01 5/60 1/00 10 0 0/00/00 0 8/68/35 315 b E4 SERCES HEX NOXBNN 22232108 271 F EA 269 9 EA 222430100 WASHER SHAKEPROOF M3 66/66/66 00:00/00 0 01 000°I 00°ZI 004024155 598 b EV 56/55/58 (40/00/09 0 4.00 1.000 ID 221430300 ELDC FOR CRIMF FEM-FINS 6 263 F EA 1.00 1.000 10 0 00/00/00 99/99/99 SCREW CYL HD PHIL M3X8 264 F EA 4.00 1.000 10 0 00/00/00 99/99/99 SCREW CYL HD PHIL M3X8 265 F EA 13.00 1.000 10 0 00/00/00 99/99/99 SCREW CYL HD PHIL M3X8 265 F EA 13.00 1.000 10 0 00/00/00 99/99/99 220420108 220430109 100011009 42255100P 262 P FA KEKING SENG (SNUS IN) BEK 424805001 66766766 00:00700 0 01 000,1 00.4 258 P EA 1.00 1.000 10 260 P EA 11.00 1.000 10 261 P EA 4.00 1.000 10 65/66/66 00:00/00 0 HUK DIE ZOFU 10 EEW 69 424320086 HIE DIE SOLD TO PC BD 2 58765/68 00/00/00 0 42421000S HDK DIE SOFD IO EEW 35 424550035 56/66/66 00/00/00 0 323 b EV 1*00° I *00° HIE SOLD TAIL TO MALE 34 424211034 84/84/86 00/00/90 0 HDR SOLD TAIL/MALE PIN 12 HDR SOLD TAIL/MALE PIN 12 529 E. E∀ 01 00011 001 42411101S 55/65/65 00/00/00 0 424110050 W-W FIN, ONE SIDE, 1 WRAP RELAY 2 FORM C 5V IPDT 430540732 500£9080₽ 247 P EA 2.00 1.000 10 248 P EA 1.00 1.000 10 250 P EA 2.00 1.000 10 251 P EA 1.00 1.000 10 252 P EA 98.00 1.000 10 S0009720A SOCKET SPRING SINGLE WIRE 66/66/66 00/00/00 0 SOCKET IC WW 3-WRAF DIF14 CONN CO-AX FC MIG SMR POLARIZING KEY TAR FC MIG 4.8 X .8 MM 402749002 66/66/66 00/00/00 0 2.00 1.000 10 1.00 1.000 10 4.00 1.000 10 2.00 1.000 10 66/66/66 00/00/00 0 ₹00056£0₽ 86766766 00790700 0 405910005 66/66/66 00/00/00 0 401342014 \$1028210 \$11006000 \$00280028 PROGRAM PLUG '191' DIP-16 66766766 00700700 0 246 P EA 66/66/65 00/00/00 0 8,00 1,000 10 SOCKEL IC SI DIE-28 99/99/99 00/00/00 0 01 00/100.1 69/99/99 00/00/00 0 01 00/100.1 2.00 1.000 10 00 00/00/00 0 01 000.1 00.1 00 1.000 10 00 1 542 b EA 400331016 SOCKEL IC ST DIP-16 CRYSTAL 8.000000 MHZ 244 P EA 210090800 CRYSTAL 4,915200 MHZ 543 b E∀ 14000012 342 b EV 32.00 1.000 10 0 00,000,00 99,999,99 341 b EV 1.00 1.000 10 0 00,000,00 99,999,99 342 b EV 32.00 1.000 10 0 00,000,00 99,999,99 345 b EV 32.00 1.000 10 0 00,000,00 99,999,99 345 b EV 33.00 1.000 10 0 00,000,00 99,999,99 35 b EV 33.00 1.000 10 0 00,000,00 99,999,99 INDUCTOR MOLDED .47 UH 301016471 CHOKE FERRITE SINGLE LEAD INDUCTOR MOLDED 10 UH INDUCTOR MOLDED 100 UH INDUCTOR MOLDED 100 UH INDUCTOR MOLDED 100 UH 201019104 201910102 30002000E TRANSISTOR FNP A441 TRANSISTOR FET N UNOIG4N3 TRANSISTOR FET N UNOIG4N3 200010001 780170104 275170002 275170002 275170002 230 F EA 10.00 1.000 10 0.000000 99/99/99 231 F EA 17.00 1.000 10 0.000000 99/99/99 233 F EA 17.00 1.000 10 0.000000 99/99/99 233 F EA 17.00 1.000 10 0.000000 99/99/99 234 F EA 17.00 1.000 10 0.000000 99/99/99 INTERNSISTOR PMP 2N5771 ATOPCAS AND ADTRIBUDAT TRANSISTOR MPN 2N5962 TRANSISTOR NPN 2NS770 270170001 66466766 00700700 0 01 1,00 1,000 \$3 √ £22 TOPA NAW ROTSIEWART 270130401 55/65/66 00/00/00 0 0I 65/65/66 00/00/00 0 0I 339 B EV ASSSZNS NAW ADTRIBUART C'00 1'000 270110003 225 P EA DIOGE FEB (WED) 11F503V 1,00 1,000 529533506 1534267890123456783678345------THEN ST OTY PER YIELD TO LEAD EFFECTIVE INACTIVE. BY NUMBER SC UN ASSEMBLY FROTE SEG. TIME TATE DATE DESCRIPTION COMPONENT PART

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

HEG.RE.291.2 Lecros SA MANUFACTURING MANAGEMENT INDENTED BILL OF MATERIALS 16-MAY-1989 09:41

DESC: COMETELED BOWED E3400-1 ROW: E4 SC: K KEA:

byki: L0400-1 20kyzekkies CLYS2 COKE: 5

DATABASE: 999 REDUESTER: BRUNOLK

KONIE OFFSET

EEDNESLEE! BERNAOTK DWIMBASE: 999

:0N 38A9

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

000.1 00.1

2,00 1,000

000.1 00.1

01

01

KOUTE OFFSET

HEG.RE.291.2 Lecros SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS

IC HOND ONNO DIZCE HAFAOL

IC VOLTAGE AMPLIF HVV200

HAR BUFFER AMPLIF HABIOI

48 OF 16/05/89 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER SOURCEMBLIES CTM2S CODE:

ZOPTAN

HA0200

HARIOI

I+:40 484I-X4M-41

PART: F9400-1

EEA:	8C: K	NOW: EA	£6400-1	ROARD	GOMPLETED	13834

										7074111
66/66/6	66 00/00/00	0	10	000.I	00.1		ΕŲ	3 88Z	EC BD EKE∀22.4 3400-1E	719400153
66/66/	56 00/00/00	0	01	1,000	2,00		ΕŖ	287 R	bc BD bkeves∖k 0400-1E	2734004617
66/66/6	66 00/00/00	0	OI	000.1	1,00		₽∃	9 992	PC BD PREASS'Y 9400-1B	719400133
66/66/6	66 00/00/00	0	10	1.000	0011		EV	382 B	EC ED EKEVER, A 8400-10	\$18400152
66/66/	66 00/00/00	0	10	1,000	0011		ΕŲ	8 787	LC ED LEEVEE & AVO-IB	211000617
66/66/6	56 00/00/00	0	01	1.000	00.1		ΨB	283 B	FC BD FREASSYY 9400-16	201004612
66/66/8	66 00/00/00	0	01	000'I	5*00		ΕĦ	8 Z8Z	THERMO-COUPLE FOR 9400-1A	181006402
66/66/	55 00/00/00	0	OI	1,000	0013		∀3	8 182	SELF FOR 9400-1A	141004604
	~~ ~~~~~~~~									153429\860153429\86015342
317		IIWE	SEG	FACTR	1. 18	PEREKE	٧n .	IKBE 21	DESCRIPTION RV M	COMPONENT PART
HACTIVE	EFFECTIV I)	LEAD	01	KIEFD	33	. OIX BE	15	EH	I	

361 b EV

330 B EA

\$86 B E∀

8,60 1,000

00011 0012

1.00 1.000

2100 I1000

1,00 1,000

2:00 1:000

00011 0018

1'00 1'000

2,00 1,000

1,00 1,000

00011 0019

01 000,1 00,1

5,00 1,000 10

42 b EV

47 E EU

취급 역 중심

∀I i. E∀

43 4 0;

39 F EA

43 4.98

27 F EA

36 F EA

32 b EV

34 P EA

22 b EV

45 b EV

01

10

01

. 01

0;

01

0.1

01

0:

10

.3766788 00700700 0

35765756 00700700 0

16/66/66 00/00/00 0

55/65/55 00/00/00 0

. 6/65/65 00/00/00 0

#6/66/63 00/00/00 0

15/64/66 00/00/00 0

36/66/85 00/00/00 0

38/56/56 00/06/00 0

35/35/36 00/00/00 C

86/66/66 00/00/00 0

36/56/55 00/00/00 0

99/66/66 00/00/00 0

MFG.RE.291.2 Lecros SA MANUFACTURING MANAGEMENT UNITABASE 999 Secretary.

227 207 20	00100100 0		U F	DAA 1	00 ±	V	0 L	L		A 7 F A\$ 110/F GMOD DUG	0/13LL1/	,
06/56/56	00/00/00 0		01	1.000	00'1	ĄŦ	4 7	ľ.		BEE COME 1/4M 2% 190 OHWS	19182219	Į.
45/86/68	00/00/00 0		01	1,006	5*00	₩3	d II	È		EE2 COMB 1/4M 2% 120 K	41332124	ļ
	00/00/00 0		01	00011	0011	ĦΒ	4 0	£		RES COMP 174M SX 1:3 K	7212219	Į.
CATABLES	66760760 0		θŦ	1,000	0018	¥3	d 50	7		MES COMP 1/4M SX 1*5 K	22132219	
34/66/66	00/00/00 0		01	1,000	2,00	₩∃	9.8	7	į.	BES COME 1/4M 2% 150 OHHR	191322151	Į.
34784786	00/00/00 0		01	1*000	1,00	ΫĐ	d 4	Z		RES CONF 1/4W SX 1 MEG	90132219	į į
36/60/6 č	00/00/00 0		10	1.000	5*60	₩3.	d 9	7	,	EER COME 1/4M 2% 100 K	\$012E219	[
3/66/66	00/00/00 0		01	1'000	00*7	9 3	d Si	2	:	KES COME 1/4M 2% 10 K	201322193	ţ
×5/66/65	00/00/00 0		07	1'000	15.00	ĦΞ	d þ	ζ .		KES COMB INMM 2% I K	701322105	Ţ.
sc/66/66	00/00/00 0		01	1,000	00*8	ĦΞ	d £	Z		SEE COME I/WH 2% 100 OHMS	10132219	Ī
55/65/65	00/00/00 0		01	11000	00.1	μJ	d 7	ζ	;	WES CONE INAM 2% TO OHMS	91332100	Ţ<
6/66/68	00/00/00 0		01	1,000	2*00	93	d I	Z		KES COND SEKO OHK	00002019	1
W/F8/84	00/00/06 0		OI	000°E	00*⊈	ΨŒ	d 0	7		CAF ALU METAL CAN 1000 UF	20147474	ſ
55/65/65	00/00/00 0		01	000°T	15*00	₩3	d 6	Ī		CAF MINI ALUM 20% 10 UF	90162996	Ţ
3786786	00/00/00 0		01	00011	2*00	Ŕ∃	48	Ţ	•	CAP MINI ALUM 20% 10 UF	90172494	r:
3/36/66	00706700 0		51	000 T	00+1	47	4/	Ī	ļ	CAP TANT DIP CASE 6.8UP	\$8941/24	Ţ
:574574A	00/00/00 0	ı	01	1,006	001Z	9 7	4 9	Ī		CAP FULTSTYKENE .082 UF	24461823	Ī
A/AA/AA	00/00/00 0		01	000+1	1.00	9∃	46	ĭ		COR TITE WICH DWID 850 FF	12822831	Ţ
30.00.00 34.44/44	00200700.0	ŧ	ΔI	0001	00.1	43	d t	ξ		CAP CEKA MONO 1000 ZZO PP	03625221	
.5/ 66/6 6	00/00/00 0	•	0I	1,000	00*1	¥3	4 £	ī		CAF CEKA MBNO 100V 330 PF	0220923	Ţ
3744745	60/00/00 0	j	ōΙ	7.000	00.4	EB	d 7	ī		CAP CEKA MUNU 100V ,33 UF	0343\334	Ī
SALAA/AA	200.2007.00 0	ı	ñΤ	000*1	ስስተዋ	HT	4 I	Ţ		LAF CEKA MUNU 1000 .1 UF	401/2450	Ţ
64/64/66	00/00/00 0)	οī	000*1	30°Z	ή∃	9 0	Ţ		CAP CERA HONG SOV .22UF	422722A	Í.,
4/66/66	00/00/00 0	1	61	00011	00'I	ΕV	d 6			CAP CERA MONO 50V .001 UF	03327102	Ī
-5/36/56	00/00/00 0)	01	00011	00.1	ΕŖ	·3 8	!		CAP CERA HONG 50V 2200 PF	03317222	Ī.
6/66/66	00/00/00 0	1	10	000'I	00*#3	¥3	d Z			CAP CERA MOND 50V .01 UF	03307103	[
35/56/55	00700700 (į	0T	000'I	00'Z	ŔΞ	d 9	ı		CAP CERA DISC 1KV .005 UF	02940502	ſ
6/66/66	00/00/00 0	t	01	000-1	0012	∀3	43			CYE CERY DIZC 100A 29 BE	0712260	Į.
16/66/66	00/00/00 0)	10	000°T	5,00	H3	d t			CAP CERA DISC 100V 47 PF	.02412470	[
6/65/56	00/00/00 0	1	01	000+I	00.I	¥3	dΣ			CAF CERA DISC 100V 27 FF	05415520	Ţ :
5/66/66	00/00/00 0	}	10	00011	001b	₩3	4 2			CYF CERA DISC 1000 12 FF	05415150	Ţ
:4/66/66	00/00/00 8		10	00011	50*7	₩∃	d I			CVE CERA DISC 1000 100FF	05415101	Ī :
											54270686954270686955427	Ţ
3140	31,911	TIME	039	A1044	УЗВЕНЯГ Х	Mil	DS H	ипнв	ለଧ	PESCRIPTION CAP CERA DISC 1000 100PF CAP CERA DISC 1000 12 FF CAP CERA DISC 1000 47 PF CAP CERA DISC 1000 47 PF CAP CERA DISC 1000 47 PF RES COMP 1/AU 5% 1.2 K RES COMP 1/AU 5% 1.0 C CAP CERA HONG 50U .22 UF RES COMP 1/AU 5% 1.0 UF CAP CERA HONG 100U 320 PF CAP CERA HONG 100U 330 UF CAP CERA HONG 100U 330 UF CAP CERA HONG 100U 330 UF CAP CERA HONG 100U 330 PF CAP CERA HONG 100U 330 UF CAP CERA HONG 100U 330	:OMPONENT PART	j
INVELIA	EFFECTIV	TEVE	OT	KIEFD	OTY PER	18		ITEK				
		0FFSET										
										NOW: EV SC: K KEN: Y	ESC: COMECETED ROPED F9400-2	I
											ART: F9400-2	q
											nbyzzekbeles	S
										SONDER BY ASSEMBLY PART ML	T∀88 CODE; 5	J
									68/	GO/91*30 SV		
						4BEK	iin k			SORTED BY ASSEMBLY PART NL	CASS CODE;	الون.
	u bou:							====	=====		24:60 6861-YAM-6	
	M 30A9											
A LUMBAR	REDUCESTER:	665	+ acha	H : 80						רותעזמה שאשהכשכעו הפושבשטכ בגג	LOVERTAIN TECTOR OF UNUOFF	f.i

KES CONE INTE DX 200 OHRS

BES CONF 1/44 St 210 OHMS

BES COME 1/4M 2% 415 K

KES COME INTO SX 470 OHMS

KES COWS I/4m PX 420 OHHS

BES COME 1/48 22 219 K

BES COME 1/4M 2% 330 OHWS

BES COME 1/4M 2% 550 OHWS

BES CONE INTO DX 540 OHWS

KES COME 1/4M RX 350 OHWS

RES CORE INVALSE R

EES COWE INAM 2% S'4 K

BES COME 1/4M 2% 550 K

BES CONG I/WA 2% SS K

RES COMP 1/4M SX 2 K

WES COME 1/4M 2% 1'9 K

BES CONE 1/4M 2% 33 K

1900000191

118828191

191222455

IZVSEELTI 161333431

792222197

EEESEE 191

122522191

191322205

177222171

191222545

161332241

191222554

19133253

1772222191

191222505

191322191

VIELD TO LEAD EFFECTIV INACTIVE

FOUTE OFFSET

834 A10 18

ILEK

FORES-291-2 Lednow SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS 2-H4Y-1989 09:42

48 Ot 17\02\86 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER 2222222222222222222

781: E6400-5 **INVESEMBLIES**

THER CODE:

			N	
REAL B	N 109	anu: Fu	COMPLETE BUARD PSYCO-2	:083

66/66/66	00/00/00	0	01	1,000	2.00	Ε¥	d 6	6	IC NOLT FOLLOWER LM310N	801108
66/66/66	00/00/00	0	01	000°I	00*2	ΕŖ	4 8	36	IC 10-BIT IVA CONV DAC-10	010293/
56/66/66	00/00/00	0	0 T	1,000	00.6	₩3	d /	.6	IC 2-FIL SHIEL BEC 14CS36	2440939
66/66/66	00/00/00	0	10	1,000		ΕÀ			IC 19K NA E-EBOW 5519-1	5381716
)6/66/66	00/00/00	0	01	1,000			d 9		IC SEKIAL ADDEK ANZSLSIS	0220012
66/66/66	00/00/00	0	10	1,000	1.00	ЕА	d t	76	IC 4-BIL CONNIER 74LS163	£912bb0
	00/00/00		01	1,000			d £		IC 1-K EFGE 74F109	0340109
	00/00/00		01	1,000			4 3		IC D-IALE EGS EFOE 24E24	0340074
	00/00/00		01	1,000			4 1		IC 2-IMPUT NAND 74F00	0230000
	00/00/00		01	1,000			d (IC OCIAL P-TYP FF 74LS534	\$ES1200
	00/00/00		01	000.1			46		IC 8-BIT REGIST SN74LS374	\$001200-
	60/00/00		OT.	1,000			9 8		IC DECYDEMULTIFL PALSISSM	0041122
	00/00/00		01	000.1			4 6		IC DATA SELCTR SN74LS153N	
	00/00/00		01	000.1			d 5		IC DONU FL-FL SN74LS175N	\$501b00
	00/00/00									\$\$0\$\$00 \$\$0\$\$00
	00/00/00		10	1,000			d 9		IC WALLIVIER SWALSTED	p+01+00
	00/00/00		01	1,000		ÄΞ			IC S-IN WAD BAT SW74LSOSM	9801200
	00/00/00		10	1,000		₩3			IC FOS KAND GT SN74LS132N	9901200
		-	10	1,000			d (IC 5-IN NOW BI BHINTEDSH	0021021
	00/00/00		01	1,000		EÀ			IC FLIF-FLOF SNZ4LSZ4N	0031048
	00/00/00		01	0001			d !		IC 3-IN NUMB OF SN74LS10N	7401500
	00/00/00		10	1,000			d (IC 2-IN NAND GT SN74LS00N	0021058
	00/00/00		01	000.1			d {		RESISTOR NETWORK 2.2 K	0042222
	00/00/00		01	1,000		ΨE			RES VARI CERMET SK	0487502
	00/00/00		OI	000.1		ΆЭ	4	92 .	BES NYBI CEBWEL 200 OHMS	1027840
	00/00/00		01	1,000		ΑЭ	d :	34	BES NYBI CEBHEL 10K	0487103
66/66/66	00/00/00	0	10	1,000	00.4	A3	તું !	74	BEE BMB MM STRM 2% '2 OHW	2532002
66/66/66	00/00/00	0	01	1,000	00.1	ΨŒ	d S	27	RES WIREWOUND .22 OHMS	5121055
66/66/66	00/00/00	0	10	000.1		₩3	4	77	RES PREC RNSSD 34.8 K	8221241
66/66/66	00/00/00	0	01	000'I	1,00	₽₽	ਰੀ	ĪΖ	RES PREC RNSSD 10.0 K	8221489
66/66/66	00/00/00	0	01	1,000	2,00	ŔΞ	4 1	0ፈ	BES BBEC BH22D 9'46 K	1291588
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	00/00/00	0	01	00011	5,00	₩3	9	69	KES PREC RNSSD 5.62 K	S9 +1£ S8
¹³³⁸ 66/66/66	00/00/00	0	01	000'1	00'1	∀3	4	89	KES PREC RNSSD 3,65 K	6221443
66/66/66	00/00/00	0	01	000.1	4.00	E 6	d /	4 9	BES EKEC BM22D 2'01 K	8221436
66/66/66	00/00/00	0	01	000'I	60.4	ŔЗ	4	99	EES PREC RUSSD 2.61 K	82217432
66/66/66	00/00/00	0	10	00011	00.1	₩3	d 9	59	BES BREC BASSD 2.37 K	6221758
66/66/66	00/00/00	0	01	000.1	1'00	₽∃	તું !	b 9	BES BREC BN22D 5*00 K	8221455
	00/00/00		or	000 T		ΕÀ			RES PREC RNSSD 1.50 K	8221410
	00/00/00		10	00011			3 8		KES FREC RNSSD 1.21 K	1041528.
	00/00/00		0I	1,000		Ε¥			KER BKEC KN22D 852 OHWR	3821288
	00/00/00		01	000'T		Ε¥			WES LEEC BARRE 904 OHE	8231372
	00/00/00		0I	000.1		ΕŸ			KES LKEC KN22D 211 OHMS	2721228°
	00/00/00		01	000°T		₩3			BER HO 33W	952348
	00/00/00		οī	1,000		₽∃			RESISTOR WW SW 1.0 OHM	0102082
	00/00/00		10	000.1		Α∃			RES COMP 1/4W 5% 9,1 K	11222815
	00/00/00		10	000,1		ΕÀ			MES CORE 174M 2% 850 OHRS	1232821
	00/00/00		01	000 T		₩3			RES COMP 1/AU 5% 6.8 K	1092111:
	00/00/00		01	1,000		23			RES COMP 1/4M 5% 680 OHMS	1899£££
	00/00/00		01	000'I		À3			RES COMP 1/44 ST 6.2 K	729SZET!
	00/00/00	•	10	000.1		EA			BES COME 1/4M 2% 950 DHMS	1335511:
	VVI VVI VV	v	· · · · · · · · · · · · · · · · · · ·		ΛΛ 1					::112673; ::34267880123426788012342
31A0	3194	3114	ייר א							
DATE	TIVE	JH1.	T 042	ar7∆;	ASSEMBLY	211	ן כר	odwin no	DESCRIFTION	TARY THENDAM

220440108 ····

220440T09

801020038

90102F0SS

PART: F9400-2 **SABASSEMBLIES** CLASS CODE:

INDENTED BILL OF MATERIALS

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

\$2.00 Te\02\88

	Mire Arrear	+*#		NOW: EA SC: R REV: A	DESC: COMPLETED ROARD F9400-2
EFFECTIV INACTIVE INATE DATE	EG LIWE	. PER YIELD T	ITEN ST OTY	DESCRIPTION	COMPONENT PART
86/66/66 00/00/00 0	OI	000,1 00,1	100 P EA	IC VOLT COMPARATOR LH319N	508021003 15242948015242948015242
66/66/66 00/00/00 0	10	3,00 1,000	101 F EA	IC 8-BIT DAC MONODAC-08ED	208041001
88788788 00700700 0	10	1.00 1.000	102 P EA	IC SOME MIDTH MODUL 3524	508041524
86/66/66 00/00/00 0	01	2.00 1,000	103 P EA	IC DOAL OF AMP LF353N	208110323
66/66/66 00/00/00 0	01	20,00 1,000	104 F EA	DIDDE SMILCHING 1N4448	520110002
88 /88/8 6 00/00/00 0	01	2.00 1.000	102 P EA	DIODE EICOMMLEKE BWA 42	\$ 230120042
88/88/86 00/00/00 0	10	1,00 1,000	109 B EA	DIONE WERRY (HU CASCADE)	532990641
55/36/65 00/00/00 0	10	1.00 1.000	A3 4 701	DIODE RECTIFIER LM60	532040090
86/66/66 00/00/00 0	10	1,00 1,000	108 P EA	DIGDE RECTIFIER EGP30D	522850030
66766766 00700700 0	10	1.00 1.000	100 F EA	DIODE RECTIFIER IN MR816	522830819
66/66/66 00/60/00 D	01	2,00 1,000	110 F EA	DIODE ZENEK 6.8V 1N754A	740412754
66/66/65 00/00/00 0	10	000'I 00'F	III b EV	DIODE SEMEE 1.5V 1N958B	240423628
66/66/66 00/00/00 0	10	1,00 1,000	115 P EA	DIODE ZENER S.1V 1N751A	540452751
66/66/65 00/00/00 0	01	1,00 1,000	113 b EA	DIODE ZENEK 2.6V IN752A	540452\25
66/66/66 00/00/00 0	٥٢	000.1 00.S	114 P EA	DIODE HOT CARRIER HP2800	522010800
58/86/86 00/00/00 0	01	12,00 1,000	43 9 211	DIODE HOT CARRIER HF2835	222010822
56768768 00700700 0	70	21,00 1,000	117 F EA	TRANSISTOR NPN 2NS770	520170001
66/66/66 00/00/00 0	01	000 1 00 V	118 P EA	SA92HS MMW ADT212HAAT	270170002
66/65/66 00/00/00 0	01 01	000.1 00.4	116 b EV	AKOPSUS ANA MOTEIENAMI SANZUS ANA AGTEIENAMI	575110001
85/85/66 00/00/00 0 66/65/88 00/00/00 0	Q I A T	000'1 00'5 50'00 1'000	131 b E∀ 130 b E∀	TRANSISTOR PNP 2N5087	100021522
68766786 00700700 0 55766766 0070070 0 0	QT OT	00011 0017	135 b E4 131 b E4	TRANSISTOR FHF 2NS/71	\$1508132 \$22120005
66/66/64 00/00/00 0	10	000'1 00'1	73 d 577	TRANSISTOR FET "N" 18F642	380180743
- 88788788 00700700 0 -	10	5,00 1,000			280190642
	01		124 F EA	TRANSISTOR FET "F" 9523	Z81160253
85766766 00700700 0 65766766 00700700 0	01	000 1 00 1 2 00 1 000	43 9 21 43 9 4 21	CHOKE FERRITE SINGLE LEAD	20002001
66/56/66 00/00/00 0	0 I	1.00 1.000	126 P EA 127 P EA	ININCTOR MOLDED 10 UH	205280480 201010102
66/66/66 00/00/00 0	10	1,00 1,000	158 b EV	LABEL "DANGER HI VOLTAGE"	the state of the s
66/66/66 00/00/00 0	i) [2.00 1.000	129 F EA	SOCKET IC OPEN FRANE 18	400000218
66/66/65 00/00/00 0	01	3,00 1,000	730 b EV	SOCKEL IC SI DIE-16	400221016
66:66/65 06/00/00 0	01	2,00 1,000	43 4 III	8000E1 IC 21 DIb-54	400341024
86/86/86 00/00/00 O	01	000-1 00-5	133 P EA	A-W PIN, ONE SIDE, I WRAP	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$
64/66/68 00/00/00 0	0.1	1.00 1.000	133 b EV	SWITCH THERMAL 1A N.O.	42922001
66/66/65 00/00/00 0	61	000.1 00.1	134 F EA	TEANSFORMER HV SWITCHING	100029004
65/66/66 00/00/00 0	01	2,00 1,000	132 b EV	HIR SOLD TAIL/MALE PIN 3	424110003
88/88/88 00/00/00 Q	10	1.00 1.000	139 b EU .	HIR SOLD TAILYMALE PIN 8	424111008
56/65/68 00/00/00 O	10	000.1.00.1	137 F EA	BECCC FOR SOCKETS 3-PIN	454121003
55/55/65 00/00/00 D	01	000.1 00.71	138 F EA	HUR DIE SOLD TO FC RD 2	424310002
66/66/66 00/00/00 0	0Ţ	2,00 1,000	736 b EV	HIS DIF SOLDER TO MALE 3	£00112454
68/36/68 00/00/00 0	(-1	2.00 1.000	49 9 041	HOR WALE FIN TO WW (2X2)4	424315004
55/35/35 00/00/00 0	0.1	000,1 00,1	141 b E8	HDK DIE SOLD TO MALE 32	424970035
66/66/66 00/00/00 O	01	3,00 1,000	145 F EA	KEXING EFNG (SNAP IN) BCK	424605001
66785766 00/00/00 0	01	000.1 00.1	143 b EV	GROWNET TOWN OD SWW ID	100110586
66/68/60 00/00/00 0	01	000.1 00.9	43 9 441	TRANSIPAD 'SHALL'	100011000
46/46-66 00/00/00 0	ĞĪ	000,1 00.4	43 9 241	MONNTING KIT FOR 10-220	20046005
- 33/65/56 VV/VV/UU # -	V.	000.1 00.7	⊽⊒ <i>च 7₹</i> }	TALK ILMS UN IAU DOUG	, 7V1VL¥V33

SCREM CAL HD PHIL MAX8 149 F EH 2.00 1.000 10 0 60/00/00 98/99/99

2,00 1,000 10

01

ĎŢ.

600,1 00,4

00011 0017

148 b E#

147 P EA

₩3 4 9₩1

SCREW CYL HD PHIL HAX6

SCREW CYL HD PHIL M3X3

SCEEM CAF HD LHIF W3X9

55/55/55 00/00/00 0

67/66/65 00/00/00 0

56755756 00/00/00 0

108 3943

REDUESTER: BRUHOLK

DATABASE: 999

PAGE NO: 75-MAY-1989 09:42 REQUESTER! BRUND_K PRESET: 999 MFG.RE.291.2 Lector SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS

68/S0/91 40 SM SORTED BY ASSEMBLY PART HUNDER, ITEM NUMBER ***************

:	66/66/66	00/00/00	0	10	0001	1.00	ΗЗ	4 48I		HASHER	SHOINFDEK	224600501
1	66/66/66	00/00/00	0	01	0001T	5100	A3	123 b		WHETXEN XE	SPACER HE	223530113
, i	66/66/66	00/00/00	0	01	000*1	00.1	ΨE	125 b		Σ'n	NUT HEX 1	001024203
	66/66/66	00/00/00	0	70	000°T	00.4	ΗJ	d isi	b ,	AAKEPROOF 1	MYSHEK SI	221440500
:	66/56/66	00/00/00	0	01	000*1	00'11	₽¥	3 OSI	42	HAKEPROOF	NVSHEE SI	002024155
:												
	BTAU	31A0	TIME	SEG	AT0A7	#22EKBF L	иn	NUMBER SC	ለਬ	HOI	DESCRIBL	COMPONENT PART
	INACTIVE	EFFECTIV	reyb	01	LIEFD	GTY PER	18	ILEK				
			OFFSET	31000								
									₩ #A3	SCI E E	NOM: EA	DESC: COMMITTED BOARD F9400-2
												FART: F9400-2

66/66/66	12/04/89	0	0	000.1	3,00	₽¥	d	191		BES COME 1/4M SX 2'1 K	191222215
66/66/66	15/04/88	0	0	000°T	00°Z	ĦΞ	ď	£91		TRANSISTOR NPM 2N2222A	270110003
66/66/66	00/00/00	0	01	000°I	00,1	ĦΞ	Ŋ	195		EC ED EKEVER, A 8400-5	719400203
66/66/66	00/00/00	0	01	11000	1.00	9 3	¥.	191		HA WALTIFLIER SUPPORT	709400231
66/66/66	00/00/00	0	OI	1.000	1.00	Ŕ3	3	091		COMER HY COVER 9400-2	108400551
66/66/66	00/00/00	٥	10	000*1	00.1	ŔΞ	В	126		UPPER COVER 9400-2	109400211
66/66/66	00/00/00	0	01	000'I	1,00	Α∃	4	129		FET SUPFORT BAR 5400-2	709400201
66/66/66	00/00/00	0	01	000*1	00.1	ĄΞ	d	951		TIEWRAP	284150003
66/66/66	00/00/00	0	01	00011	5.00	ИЗ	ţ,	122		KINEL HOLLOW 235X9MK	28252324
66/66/66	00/00/00	0	10	0001	1.00	93	d	# \$1		SHOULDER WASHER	224600501
66/66/66	00/00/00	0	01	00011	5100	A3	ij	123		- SUNCER HEX MIXIBHM	222520113
66/66/66	00/00/00	0	01	000*1	00.1	₩∃	d	125		NOT HEX K3	225420100
66/66/66	00/00/00	0	70	000°I	00.4	ΗĐ	ਰੀ	ISI		MASHER SHAKEFROOF MA	221440500
66/56/66	00/00/00	0	01	1,000	00'11	¥3	7	OSI		MASHER SHAKEPROOF M3	221430300
JTAU	31A0	LINE	SEG 1	AT0AR	#22EKBEL	Νn	ЭS	NUMBER	ለଧ	DESCRIBLION	COMPONENT PART
TATIONNI	ATTOBAGE	gum	1 61	17777 f	173 / / 18	10		UTICE		115	2010 2::31/001/00

KES COMP 1/4W 5% 3.3 K

19132233

SOURCES CTM22 CODE:

102 b EV

0 15/04/86 66/66/66

1.00 1.000

ROUTE OFFSET

16-MAY-1989 09:42 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED RILL OF MATERIALS

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

CTM28 CODE: S

W2 Ob 19/02/86

1	Я	:08	EŲ.	: HON	ሳይ-00 ኦ ሪስ	SMB, A	TMAIRAV	DESC
						1	100400-36	:1949
							EMBLIES	SAHUS

IMACTIVE				YIELD TO FACTR SE				HƏTI VY NUMB	A	IPTION	DERCE	13	COMPONENT PAR	
1-+										**************************************	C - No. 100 Per Time Time	+29\88015342 	1534267890123	
66/66/66	00/00/00	0	QΪ	1,000	1.00		1 B		À	ETED BOARD F9400-3A	COMPLE		F9400-3A	
	00/00/00		01	000.1			d I			ERA DISC 100V 10 PF			102412100	
	00/00/00		01	000.1			3 2			ERA MONO 50V .01 UF			103307103	
	00/00/00		01	1.000			3 E			ERA MONO 50V ,001 UF			103327102	
	00/00/00		01	000.1		ψ3 -	9 4			ERA MONO 1000 .1 UF			103427104	
	00/00/00		01	000.1		₩3	9.5			ERA HOND 100V 330 PF			122905201	
	00/00/00		10	1,000		EV EV	d 9			ANT DIP CASE 6.8 UF			142824682	
	00/00/00		0 T	000'1		43	97			INI ALUM 20% 10 UF			720033701	
	00/00/00		10	0001			98			INI ALUK 20% 47 UF			920000031	
	00/00/00		0 T	0001		¥3 ∨3	d b	•		74 14 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2		•	128846006	
	00/00/00		01	1+000	,		q 0.	•		VEIVER 1 - 2 be			128846010	
	00/00/00		01	1+000		ΕĀ	d I			SHHO OT ZS M8/T 3HO			101522171	
	00/00/00 ·		01	000 1		₩3	9 S			OWE 1/88 2% 100 DHWS			191552101	
	00/00/00		01	0001		₩3 ~~	4 E			787 25 TK		•	191552105	
	00/66/60		0[-	1,000		ΑΞ	9 4 j			OMB 1/8M 2% 1/0 Blind			171552777	
	00/00/00	-	01 10	000 1		A∃ 22	d Si			SWHO OPT ZS M8/T HWC			191222191	-
	00/00/00		01	000+1		E¥	4 91			ONP 1/SW 5% 22 OHMS			191552550	-
	00/00/00		01	000.1		EA EA	4 2			SHHO 022 23 M8/I JHC			1915522300	
	00/00/00 ±		0 I	0001		EA	q 81			SWHO 020 22 18/1 4WO			191552231	
	00/00/00		91	000.1		#3 EV	d 6			ONF 1/84 5% 470 OHMS			141225171	-
	00700700 - 00700700 -)[1,000		EV EV	9 09			OHE IVER 5% SI OHMS			191552210	" ₁
	00/00/00 ·		01.	0001		EA	d Id			UME 178H EA YO DHWG			161225621	
- 97 667 66 -			10	000*1		₩3 E₩	d 77			SWHO 82 %5 M8/1 3WO			191552980	
	00/00/00 i		10	00011		£8 €8	d 28			OHE I/80 2% \20 OHER			161225751	
- 3 0/66/66 - -36 /66/66 -			91	00011		43 EA	q 49			UWE 1798 2% 1 K VEBUK EIFW 310 ORWS			116522191	
	00/00/00		01	000*I		EA	d \$8			OME 1/48 2% I K			701322171	
	00/00/00		01	1,000		43 EA	d 20			OME INTO EX 180 DING			191322171	
- 6766766 - 6576 5766			0 T	000 1		43 A3	d 28			OHE INTO 2X 120 OHWS			ISISEEIPI —	
56766766 56766766			01 01	000'I		E4 E4	q 99			SHHO OBI ZS MV/1 JHO			181322171	
	00/00/00 (01	1*000		73 43	4 08			OHE 1/4M 2% 430 OHW2 OHE 1/4M 2% 500 OHW2			191322431 191332301	
	00/00/00		01	1,000		ΕŸ	4 1			SWHO Z9 ZS AV/I JWO			191332950	
	00/00/00		01	00011		¥3	4 29			SWHO 28 %S Mb/I JWO			191222850	
	00/00/00		ŷΪ	00011		₩3	d Σ			OWF 1/44 5% 820 OHMS			128228191	
	00/00/00	-	ÓΪ	000,1		₽	4 45			SWHO I6 7G Mb/I JWD			014522191	
	00/00/00		01	000.1		ЕĤ	d Si			SEC RMSSD 14.7 OHMS			712152891	
	00/00/00		θŢ	1,000		A3	d 99			REC RMSSD 68.1 OHMS			18212891	
16/66/66	00/00/00	0	01	000'T	1,00	ŔΞ	d 29			SEC ENZZU 189 OHWS	MES PI		188231322	
:6/46/65	00/00/00)	61	00011	00,1	₽₽	9 88			BEC BH22D 455 OHWS	BES 6		ZSETES891 ·	
	00/00/00		01	000*1	1,00	ΑЭ	d 61			SEC BRZZD 120 OHWS	KES M		182125891	
-5/56/56	00/00/00	Ű.	01	000'1	0011	∀∃	9 01			BEC BM22D 5:12 K	d 834		198231452	
	00/00/00		0.1	000'I	2100	₩3	4 [KEC EM22D 10.0 K			168531489	
-:6/65/56			ůΤ	1.000		ΕĦ	d Zt			ARI CERMET 2K			179227202	
-8, 65/65	00/06/00	Õ	10	000.1	1.00	₩∃	ਰ Σt	7		ARI CERMET 100 OHMS	MES N		101754181	
1676 6 766	00/00/00)	() ₹	000*1	00'1	₩3	9 pt	•		ARI CERMET 1 K	KE2 N		181437102	
-6/66/36	00/00/00	0	01	1,000	00'1	H3	d St	,		ARI CERMET 10 K	KES A		181437103	
6766766	00/00/00 (0	91	000*I	1.00	43	d 96			WEI CERNEI 500 OHRS	A SER A		181437201	
	00700140 H		01	00011			3 4			WEI CERNET SOO OHMS	BES A		105257181	
 	607907 90 +(}····	61	- 000*4	00-1	- 	4.95			SAHO-OGT-AZONTON-AGT	\$163 4		151240041	

FACE NO:

INDENIED RIFE OF THE PROPERTY OF THE PROPERTY

SORTED BY ASSEMBLY FART MUMBER, ITEM MUMBER AS OF 16/05/89

KEN:	9 : 3S	NOW: EA	SC: WARIANT SUB'Y U9400-3A
			RT1 V9400-3A
			EVEZEMB FIEE

:3dDO SSV

-KAY-1989 09:42

	44.32.443		A #								
	00/00/00		0.1	1,000		¥Ξ				FL AT WASHER M3	21430100
	00/00/00		01	000.1	4.00	₩3		96		SCEEM CAT HE BHIT WEXP	90102405
	00/00/00		01	000:1	00.1	₩3	4	86		CABLE CO-AX 30CH SHB-SMC	10055008
_66/66/66	00/00/00	0	01	000,1		₩∃	d	^አ ያ		HDE DIE SOLD TO MALE 96	24910089
36/66/66	00/00/00	0	01	000.1	1.00	ĦЭ	q	83		HEADER 2-SIDED FEMALE 12	24370012
66/66/66	00/00/00	0	10	000'T	1.00	ΕŲ	તું	76		HOR DIP SOLD TO MALE 16	91011265
66/66/66	00/00/00	0	ΟŢ	1,000	00.6	Ε¥	đ	16		HOW DIE SOLD TO PC BD 2	24210005
66/66/66	00/00/00	0	10	000.1	2100	¥3	d	80		SOCKEL SIMBLE MIKE 10-608	011742S0
66/66/66	00/00/00	0	01	1,000	24*00	₩3	d	88		SOCKET SPRING SINGLE WIRE	S0009ZS0
66/66/66	00/00/00	0	OI	000.1	2.00	Ε¥	d	88		CHOKE LEBRILE BINGLE LEAD	00020001
66/66/66	00/00/00	0	01	1,000	00.5	ΕĶ	d	48		BEAD SHIELDING FERRITE	00010001
66/66/66	00/00/00	0	10	00011	00.1	A3	d	98		DEFAY LINE 10 M-SEC	90140010
66/66/66	00/00/00	0	01	000'I	00.1	ΕŲ	d	82		TRANSISTOR FMP 2N2907A	10001157
66/66/66	00/00/00	0	10	000'I	1.00	ΕŅ	4	58		TRANSISTOR PWF UHF BF032	75030032
66/66/65	00/00/00	0	10	000.1	3.00	₽Ð	d	83		TRANSISTOR NPN UHF BFR90	71170090
66/66/66	00/00/00	0	10	0001		¥3		28		OTTENS NAW ADTRIBUANT	70170001
66/66/66	00/00/00	0	10	000.1		E∀		18		DIODE ZENEK 4°NA INZZOR	40452120
	00/00/00		ot		1+00	₩∃		08		DIODE SMILCHING IN4448	300110002
	00/00/00		01		00.1	₩3		5 <u>Z</u>		IC POS VOLT REG LM340	08261340
	00/00/00		10		1.00	¥3		82		IC MEG NOFT REG FM320	98261350 ·
	00/00/00		10		00+1	₽∃		<u> </u>		IC NOFI BEG -PA NY302NC	38124002
	00/00/00		10		1.00	ΕŸ		94		IC VOLT REG POS UA7805	38122002
	00/00/00	-	10		00*I	E₩		SZ		IC JEET OP AMP LF356A	98011229
	00/00/00		01		1+00	₩3		b2		IC TRIFL LINE RCVR 10H116	91144420
	00/00/00		01		00*1	EA		٤٧		IC 8-BIT FLASH ABC 77200	22200200
	68/60/90	_	10		00.91	EA		77		IC SKX8 SEAN UN6116-3	32500376
	00/00/00		OI.	000.1		A3		17		IC 14PE B FLOP MC10231P	04043231
	00/00/00		01		00'1	₽		02		IC SHILL REGISTER MC10141	
	00/00/00		10		1*00	₽₽		69		IC FINE RECEIVER MC10116F	17024040
											04042011
oo≀oo≀oo ∂∂\∂∂\∂∂	00/00/00		10		0015	ΕŲ		89		IC ONVD 1EVNET WCIOISZE	80025050
13/5/1			10	1,000		¥3		49		IC NOW CATE NC10102P	Z02Z540
66/66/66			70		00.4	ΑΞ		99		IC HEX IS N-B E-E NCTOTAGE	04025005
	00/00/00		10		14.00	₩3		59		IC D-TYP FLOP 74F374PC	\$Z\$1Z\$OG
	00/00/00		10		00*6	A3		79		IC HEX D H-8 LFOL TOHILY	90247179
	00/00/00		10		00.1	ΕΨ		£9		IC DOWN D W-8 EFOR 10H131	TEIPPEOC
	00/00/00		10		00.4	ΕŅ		79		IC PARALLEL D REG 74F378	87502500
	00/00/00		10		1+00	ΕŔ		19		IC DUAL OR-AND MCIOHIIZ	00240117
	00/00/00		10		10,00	₩3		09		IC 8 X BUFFER SW74LS240	1001700€
	00/00/00		10		1+00			65 .		IC DECIDEMOLTE SN74LS138N	29014005
	00/00/00	-	10		2100			88		IC ONED SET WE SNYALSISTN	70041027
	00/00/00		01		00.1	ΕĄ		ZS		IC S-IN NAND BUF 74LS38PC	00025010
	00/00/00		01			₹3		99		IC 2-IN AND GAT SN74LSOBN	20021089
	00/00/00		01	00011	1.00	₩3	q	22		IC 3-IN EGS NOW SNAVESSAN	00031027
66/66/66	00/00/00	Q.	10	0001	1.00	₽∃	₫	15		IC HEX INNEELLER SNY4LSO4N	94012000
66/66/66	00/00/00	0	10	000*1	1.00	₩	d	£\$		IC S-IN NAND 6T SN74LS00N	00021058
66/66/66	00/00/00	0	or	0001	4.00	₩3	4	25.		RESISTOR NETWORK 470 OHMS.	1742471
66/66/66	00/00/00	0	01	0001	00 *	₩3	d	15		RESISTOR NETWORK 470 OHMS	30842471
66/66/66	00/00/00	0	10	00011	U001Z	₩Э				RESISTOR NETWORK 470 OHMS	12424005
66/66/66	00/00/00	0	01			ΕŖ	4	6¥		MESISION NEIMORK 220 OHMS	80045227
										PR NOT THE RESIDENCE AND THE R	2429\880 52429\880 5342
	DATE EFFECTIV	ũ		WIELD TO	VSBEMBEK Olk bek		ЭS	ITEN NUM <u>r</u> r	βΛ	DESCRIPTION	MPONENT PART
										. DOUL THE ORLESS WEAT	HE BALLA I SEE CHIYSHA ASIC

REQUESTER: BRUNOLF PATABASE: 999

101 B EA

100 E EA

99 P EA

83 b E∀

ILEK

66/66/66 00/00/00 0

86/86/86 00/00/00 0

56/66/65 00/00/00 0

66/66/66 00/00/00 0

STAIL STAIL

PAGE NO:

EFFECTIV INACTIVE

QT.

OT

QŢ

01

YIELD TO LEAR

ROUTE OFFSET

000.1 00.1

1,00 1,000

2,00 1,000

4,00 1,000

BY NUMBER SO UN ASSEMBLY FACTER SEQ. TIME

31 017 PER

MFG.RE.291.2 Lecroy SA MANUFACTURING MANAGEMENT DATABASE 999

ZF:60 6861-XVH-9T. INDENTED BILL OF MATERIALS

98 OŁ 19\02\6 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

DESC: NYKIYMI SNB. A NAVOO-34 NOW! EV 2C: K KEN:

NOT HEX M3

DESCRIPTION

COMPONENT PART

1534267890123456789012345-

719400313 28222324 0010E+ZSS

ZOZHSH

AE-0049V : 1AA9 **SARASSEMBLIES** CCASS CODE:

IC EMMLE \$ HOLD HSH202 FC BD PREASSYY 9400-3A

KINEL HOLLOW 2, SX9KK

KOUTE OFFSET

66/66/66 00/00/00 0

0T

7:00 I:00:I

48 6 E∀

IC 4-IN EDS UND SNS4FSSIN

200031015

MFG.RE.291.2 Lector SA MANUFACTURING MANAGEMENT DATABASE 999

NOW: EN BOI B BEA!

INDENTED BILL OF MATERIALS 19-MAY-1989 09:42

DESC: NUMBER OF THE AND ADDOCT

PART: U9400-4 **SARYSZEKBY IES** CLASS CORE:

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

48 OE 19\02\83

	DATE INACTIVE		LEAD TIME		YIELD FACTR	OIA BEK OIA BEK		38 80		DESCRIPTION	COMPONENT PART
											152429458601524294860 1524 2
		00/00/00			1.000			g 1		COMPLETED BOARD F9400-4	10541504) E3400-4
		00/00/00		10	1,000			4 1		CAP CERA BISC 1000 4.7 PF	9\$0\$1\$201 /#021#201
		00/00/00		10	000.1			d 1		CAP CERA DISC 100V 18 PF CAP CERA DISC 100V 5.6 PF	102412180
		00/00/00		10 10	1,000			d t		CVE CEBY DISC 100A 23EE	102412330
		00/00/00		01	1,000			4 5		CAP CERA DISC 1000 82 PF	102412820
		00/00/00		01	000'1			d f		CAP CERA MONO 509 .01 UF	103307103
		00/00/00		10	1'000			9 1		TU I. VOOL DNOM AAED TAD	103427104
				10	1.000			4 (CAP CERA MONO 1000 ,33 UF	103437334
		00/00/00		01 01	000*1			d (CAP CERA MONO 100V 330 PF	10220702201
		00/00/00		10	1,000			d (CVb DIE WICV DW2 180 be	181905911
		00/00/00		01	1,000			d		CAF HINI ALUM 20% 10 UF	901429941
		00/00/00		10	1.000			9 (CAP VARI CERA 3.5 - 18 PF	128816001
		00/00/00		10	00011			d i		CAF VARIABL 2.8-12.5FF	128880001
		00/00/00		10	1,000			4		MES COMP 1/4W 5% 4.7 OHMS	Z\$OSEE191
		00/00/00		10	1.000			d!		RES COMP 1/4W SX 10 DHMS	001522191
		00/00/00		10	1+000			9 1		BES COME 1/4M 2% I K	191332105
		00/00/00		10	000:1		₽∃			MES COMP 1/4M SZ 10 K	161332103
)		00/00/00		10	1,000		ΨЭ	d l	91	BES CONF 1/4M 5% 150 OHMS	ISIGEEITI
	66/66/66	00/00/00	0	10	1.000	1.00	# 3	d	6T	KES CONP 1/4W SX 1.5 K	751222122
	66/66/66	00/00/00	0	01	1.000		₹∃	તું	50	BES COWN INTO 2% IS K	191322191
	66/66/66	00/00/00	0	10	1+000	00.1	¥З	4	7.7	BES CONF 1/4M SZ 18 OHMS	171332180
	66/66/66	00/00/00	0	10	000.1	1.00	₽₽	d i	55	BES CONF 1/4M S% 180 OHMS	181922191
	66/66/66	00/00/00	0	01	000.1	1,00	ΕV	đ.	53	KES CONE 1/4M 2% S K	191322505
	66/66/66	00/00/00	0	01	1.000	00.1		d		KES CONF 1/4M SZ 22 OHMS	16133520
	66/66/66	00/00/00	0	01	000.1	00.8	ΕŖ	d i	SZ	BES CONF 1/4M ST 220 OHMS	17132551
	66/66/66	00/00/00	0	01	1,000			ď		BES COND INTO SX SY OHMS	022325191
		00/00/00		01	1,000			ď		BES COME 1/4M 2% 33 OHMS	05525191
		00/00/00		01	1,000			9 ;		KES COND 1/4M 2% 330 OHKS	1515151
		00/00/00		10	000.1			4		HES COMP 1/44 SX 47 OHMS	141222191 141222450
		00/00/00		10	0001			9 (RES COME 1/4M 2% ST OHMS BES COME 1/4M 2% 4/0 OHMS	191332210
		00/00/00		10	1.000			q q		KES COND 1/4M 2X 2'1 K	21222171
		00/00/00		10	000.I			4		RES COMP 1/4M SX S6 OHMS	098828191
		00/00/00		10	000*1			4		BES COWD 1/4M 2% 850 K	\$285££191
		00/00/00		01	1,000		43			KES COMP 1/4M 5% 91 OHKS	016522191
		00/00/00		10	1,000		¥3			MES PREC RNSSD 681 OHMS	2/2125891
		00/00/00		01	00011		₹3			RES PREC RNSSD 1.47K	407IES87I
		00/00/00	-	10	1,000					RES PREC RNSSD 2.61 K	16851433
		00/00/00		01	1.000		₩3	d :		HES PREC RNSSD 4.64 K.	78521457
		00/00/00		10	000.1			٩ (KES LKEC BAZZD 133K	198231267
		00/00/00		10	000*1			d		WER WART CERMET 20 K	161457203
		00/00/00		10	1.000			4 (KESISTOR NETWORK 1 K	190642102
		00/00/00		01	1.000			d :		KESISIOK NEIMOKK 330 OHWS	180642331
		00/00/00		01	000.1			4 (RESISTOR NETWORK 470 OHMS	160642421
		00/00/00		10	000.1			d :		RESISTOR NETWORK 470 OHMS	126842471
	66/66/66	00/00/00	0	10	1.000	1.00	43	4 ,	94	IC S-IN NAND OT SNYALSOON	500021056
	66/66/66	00/00/00	0	10	000.1		¥3			IC S-IN NOW ET SNYALEOZN	20021021
	00/00/00	VV/ VV/ VV	U	ÜΪ	006.3	00.1	7.1	- d }	84	NICS INCNS UND SOU NI-F OI	200031072

1C MONO GUAD DISCR MULAO? 72 P. 64 1,000 1,000 10 0 00/00/30 99/99/9	WAF403
FC BD FREAMSSYY S400-4 96 B EA 1.00 1.000 10 0 00/0000 99 99999999999999999999	200004617
CAP CERA CHIP 10% .01 UF 95 P EA 6.00 1.000 10 0 00/00/00 99/99/9	£01982199HS
KINEL HOLLOW 2,5X9HK 94 F EA 2,00 1,000 10 0 00/00/00 99/99/9	282525324
TRANSIPAD 'SMALL' 93 P EA 3.00 1.000 10 0.00/00/00 97/99/9	200110001
CMBLE CO-AX 30CM SHE-SMC 82 P 2.00 1.000 10 0000000000000000000000000	480023001
HDE DIE 2011 10 WYFE 86 81 E EV 1:00 1:000 10 0 00:000:00 28/38/3	960019454
HIR SOLDER TO MALE 2 90 P EA 1.000 10 0 00/00/00 99/99/9	424210005
HEADER 2-SIDED FEMALE 12 89 F EA 1.00 1.000 10 0.00/00/00 79/99/9	424370012
HIPE BIF SOLD TO PC BD 2 88 P EA 8.00 1.000 10 0 0000000 99/99/9	424210002
CEARLET 10PPM 100MHZ 87 P.00 1.000 10 0.00/00/00 99/99/9	001290012
INDUCTOR MOLDER 10 UH 86 F EA 2.00 1.000 10 0000000 99/99/9	201010102
CHOME EEBELLE SINGRE FEVD 82 B EV 5*00 1*000 10 0 00\00\00000 30\80	300020001
MEAN SHIELDING FERRITE 84 F EA 6.00 1.000 10 00.00.00.00 99.99799	2000Z0002
TEANSISTOR PWP 2NS771 83 P EA 3.00 1.000 10 0.00/03/00 99/99/9	275170002
TRANSISTOR FNF 2NSO87 82 F EA 2.00 1.000 10 00/00/00 99/99/9	275170001
TRANSISTOR WPN A401 S1 P EA 3.00 1.000 10 0.00/00/00 39/97/9	270130401
DIODE SCHOLIKY BAR HF2811 80 F EA 1.00 1.000 10 00/00/00 99/99/9	522010811
DIODE SMITCHING 1N4448	520110002
IC VOLT REG DUAL SG4501J 78 F EA 1,00 1,000 10 0 00/00/00 99/99/9	508051201
IC 21NGCE OF AMP LM301AN 77 P EA 2,00 1.000 10 0 00/00/00 99/99/9	208011003
IC TRIPL LINE RCUR 10H116 76 F EA 3.00 1.000 10 0 00/00/00 99/99/9	207444116
IC 2-INPUT OR/NOR F10101P 75 P EA 1.00 1.000 10 0 00/00/00 99/99/9	204042016
IC LINE RECEIVER MC10116F 74 F EA 2.00 1.000 10 0 00/00/00 99/99/99	204042011
IC BOND IRANSE MCIOISSP 73 P EA 4.00 1.000 10 0 00/00/00 99/99/99	504045008
IC GUAR TRANSL MC10124F 72 P EA 3.00 1.000 10 0 00/00/00 99/99/99	Z0 404 200Z
IC 4-3-3 IN CATE MC10105F 71 P EA 1.00 1.000 10 0 00/00/00 99/99/9	504045004
IC BINNEX COUNTER 10HO16 70 P 64 5.00 1.000 10 0 00/00/00 99/99/99	500444016
IC DOWE D M-S ELOB IOHISI	500344131
IC 2-3-2-IN OK/NOK 10H102	200344102
IC D-17FE POS FLOP 74F74 67 F EA 3.00 1.000 10 0 00/00/00 99/99/9	200340074
IC BRS BUFFER SW74LS126A 66 F EA 2.00 1.000 10 0 00/00/00 59/99/9	\$ \$00330159
IC 3-INPUT NAND 74F10 65 F EA 1.00 10 00 00 00 00 09/99/9	500220010
IC WINT LIBITEXEE SNAMT 2121 94 B EV 1.00 1.000 10 0 00/00/00 99/99/9	200081002
IC 8XFV1CH D-11FE 74L5373 63 P EA 2.00 1.000 10 00/00/00 99/79/9	200071373
IC MUS XCEIVER SN74LS245N 62 F EA 2.00 1.000 10 0 00/00/00 99/99/99	500011542
IC OCTAL RUFF SW74L5244W 61 P EA 2.00 1.000 10 00/00/00 99/99/9	200071007
IC D-119F FL-FL SN74LS273N 60 P EA 4.00 1.000 10 00/00/00 99/99/99	200071005
IC 8-BIL KERIZL 2NJ4F23J4 26 EV 5.00 1.000 10 00/00/00 59/99/9:	200071003
IC 4-BIL CMIR SW74L5160M 58 P EA 5.00 1.000 10 6 00/00/00 99/99/99	200041073
IC DECNDEMONIL 2NAMINES 23 B EV 1400 1400 10 0000000 0 0000000 00000000	200041062
IC DATA SELCTR SN74LS1S3N 56 P EA 1.00 1.000 10 0 00/00/00 99/99/99	500041024
IC NOTING COUNT SW74LS191N SS P EA 6.00 1.000 10 00/00/00 07 00/00/00 10 00/00 10 00 00/00 10 00 00/00 10 00 00 00 00 00 00 00 00 00 00	200041042
IC GRAD SELVAR SNY4LS157N 54 F EA 1.00 1.000 10 000/00/00 99/999	200041027
IC 4-BIL CHE SNA4F8191H 22 b EU 3'00'1'000 10 0 00\00\00\00\00\00\00\00\00\00\00\00\	200041026
IC 7-K LFIB-LF 2M142115M 25 b EV 1'00 1'000 10 0 00\00\00\00\00\00\00\00\00\00\00\00\	200041008
IC BINARY CNTR SNZ4L5393N 51 P EA 3.00 1.000 10 00/00/00 99/99/99	200021101
IC BOR BOLLEEK SNAWCSISSN 20 B EW 3.00 1.000 10 0.00/00/00 99/99/9/	200021089
IC 2-IN AND GAT SN74LS08N 49 P EA 1.00 1.000 10 0 00/00/00 99/99/9"	200031086
	1534267890123426789012345
DESCRIPTION RAY NUMBR SC UM ASSEMBLY FACTR SEG TIME DATE DATE	COMPONENT PART
TIEM SI GIY PER YIELD TO LEAD EFFECTIV INACTIVE	•
SOUTE OFFSET	
NOW: EA SC: R REV:	DESC: WARIANT SUB'Y U9400-4
	PART: V9400-4

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/99

16-MAY-1989 09:42 Lectos SA MANUFACTURING MANAGENENT DATABASE 999

SOM SERVICES CODE;

INTAKASE! 999 REQUESTER; FEUNOLY 104 BOSE NO!

FAGE NO:

ROUTE OFFSET

3*KE'S31'S FECTOR BY WANTE WITHING WANDEMENT INTURBASE 999

INDENTED BILL OF MATERIALS PP:40 6841-14M-

68/90/91 40 S9 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

11: E34004-21 **PRESENDITES** #RE CODE:

BEN :	8 :35	NOM: EA	E64004-21	BBACA	COMPLETED	:0

										÷	
	66/66/66			. 0	1,000			H IA		PC BD PREASSYY 9400A-52	\$400243
	66/66/66	05\02\88	0	0	0001		₽¥	40 F		PC RD PREASSYY 9400A-51	\$\$00\$i
	66/66/66			0	000.1	41,00		36 B		FUSH SWITCH EXTENDER	22 505 4
	66/66/66			0	1,000	32,00		28 B	Ą		1100011
	66/66/66	05\02\88	0	0	1,000	4'00	₽∃	9 7E		SEMCER HEX MAXBMM	320108
	66/66/66		-	0	1+000	20100		9 9£		MASHER SHAKEPROOF M3	4 20200
	66/66/66			0	1,000	50,00	₩3	32 b		SCEEM CAT HD LHIT WIXE	901024
	66/66/66			0	1,000	41.00		34 P		SWITCH FUSHBUTTON SPST	200191
	66/66/66	05\02\88	0	0	1,000	4.00	₩∃	9 EE		SMITCH ROT N/STOP 12-PINS	.001015
	66/66/66			()	1.000			35 b		POLARIZING KEY	.620005
	66/66/66	05/02/88	Q	0	1,000	00,1	₩∃	31 P		HEADER STRAIGHT ST 34-PIN	121014
	66/66/66	05/02/88	0	0	1,000	30°00	₩3	30 b		DIODE FED KET HTH6-0451	443451
	66/66/66	05/02/88	0	0	0001I	5,00	ΕĄ	d 67		DIODE FED KED HUNF-0300	542300
	66/66/66	05/02/88	0	0	1,000	5100	E∀	58 b		DIODE SMILCHIMO 104448	110002
	66/66/66	05\02\88	Õ	Q	1,000	47.00	₽¥	37 F		DIODE SMILCHING BANGS	050005
	66/66/66	05\02\88	0	0	1,000	3100	₽∃	9 9S		IC WUX/DEMUX HCT4051	342021
	66/66/66	05\02\88	0	0	1,000	00* 5	₩3	32 b		IC SHILL MEDIZIER 14174	\$9 1029:
	66/66/66	05/02/88	0	0	1,000	00 1 1	₩3	34 b		IC DECYMONTIEN SMY4LS139N	041139
	66/66/66	05\02\88	0	0	000'I	1,00	₽∃	53 b		IC DECIDENCIE SNYALS138N	Z901 v 0
A	66/66/66	05\02\88	0	0	1,000	0019		35 B		KES NAKI COND PLASTIC 5 K	Z0 <u>S</u> 226 ⁺
	66/66/66	05\02\88	0	0	1,000	5,00	₽Ð	31 E		EES VARI COND PLASTIC 5 K	Z0S4Z 5
	66/66/66	05/02/88	0	0	1,000		¥3			KES NAKI COND ELASTIC 5 K	417502
	66/66/66	05/02/88	0	0	1,000	00'Z	₽¥	4 91		BES CONF 1/8W 5% 200 OHMS	552501
	66/66/66	05\02\88	0	0	1,000	00'71	₩3	9 8I		WES COME INM 2% ISO OHWS	552151
	66/66/66	05\02\88	0	0	1,000	5.00	¥3	4 LI		BER 1/8M 2% TK	552105
	66/66/66	05/02/88	0	0	1.000	1,00	Е∀	9 bi		CAP TANT DIP CASE 6.8 UF	957478
	66/66/66	05\02\88	0	•	1,000	15.00	₽∃	9		CAF CERA MONO 50V .O1 UF	201732:
	66/66/66	00/00/00	Ŏ	01	00011	1,00	ΕĄ	12 B		FRONT PANEL 9400A-5	£1500%
	66/66/66	00/00/00	0	0.1	1,000	1,00	. ¥3	12 B		DIELTAL EKAME 9400-5	105001
	66/66/66	00/00/00	0	10	1,000	4.00	ΕŖ	d II		SEEED WAL ID STRIK	i452200
	66/66/66	00/00/00	0	01	000.1	2100	₩Э	48		KNOB ŁOW I\8. ZHVŁI	200891
	66/66/66	00/00/00	0	01	1.000	1,00	E∀	đΖ		KNOB LOW 1/8. SHWLI	7198002
	66/66/66	00/00/00	0	01	000'1	0019	ŧ϶	4 9		KNOB EOK 1/8, CHVEL	100891
	66/66/66	00/00/00	0	OI	1,000	2'00	ΕŖ	d S		CAP FOR 021-1110 OR -2215	9008909
	66/66/66	00/00/00	0	01	00011	3,00	₩J	4 4		CYL LOK 050-2512 OK -3412	5008909
	66/66/66			01	1,000			d E		CAF (FOR KNOR 020-2215)	5008909
	66/66/66	00/00/00	0	10	1,000	0013	₩3	3 E		KNOE LOK 3NN SHVEL	700890
	66/66/66	00/00/00	0	10	00011			4 1		KNOR FOR SWK SHAFT	100890
										T	St271068295t271068295t
	3TA ₁ 1	DATE		SEG TIME	FACTR	EMBELY	SSY WN	ANKEE SC	l Na	DESCRIBLION	TAAA TWAWOA
	INACTIVE	EFFECTIV			AIEFD			LIER			

HEGAREAZOLAZ LECTOS SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS

SORTED BY ASSEMBLY PART NUMBER: ITEM NUMBER

CLASS CODE:

19-KAY-1989 09:44

SUBASSEMBLIES

48 OF 16/05/89

DESC: COMBFELEN BOWKD E8400-Y
BYB1: E8400-Y

				ROW: FW RC: K KEA:	DESC: COMBLETEN BOARD F9400-7
		Y PER YIELD T	ITEK ST OT	DESCRIPTION	ТЯАЧ ТИЗИОЧНОО
	~~~~~ ~~~	AND THE REPORT OF THE PART OF			15342918301534292880015342
86/86/86 00/00/00	10 0	1,00 1,000	43 4 I	CMF CERR DISC 1000 22 FF	105415550
66/66/66 00/00/00		2,00 1,000			102940501
66/66/36 00/00/00	0 . 01	1,00 1,000	33 9 EA	CAP CERA MONO 50V .01 UF	103307103
66/66/66 00/00/00			26 EA	CAP CERA MONO 50V .001 UF	103427104 103427102
46/86/88 00/00/00		000.1 00.1	HD TG AT d 1	CAF CERA MOND 100V ,1 UF	901629961
66755/66 00/00/00		2,00 1,000	43 4 9 ·	CAF HINI ALUM 20% 10 UF	4995624T
56/65/66 00/00/00 56/65/66 00/00/00		1,00 1,000	V P EA	CAP ALÚM METAL CAN 47 UF RES COMP ZERO OHM	00000191
66/66/66 00/00/00		000,1 00,2	d to EV or nu	BES COMP 1/4M 2X 1 K	161332102
55/65/65 00/00/00			10 P EA	KES COND INTO K	ΣΟΙΣΣΕΙΡΙ
66/66/66 00/00/00		1.00 1.000	11 F EA	KES CONF 1/4M 2% 100 K	191322104
66/65/66 00/00/00		000.1 00.1	12 P EA	KES CONF 1/4M SX 1 MEG	SOISETIFI
65/66/66 00/00/00		000.1 00.1	13 b E∀	RES COMP 1/4W 5% 1.5 K	161335152
56/66/66 00/00/00		000,1 00,1	43 4 41	RES COMP 1/4W 5% 1.6 K	191322191
78/49/49 00/00/00		000'1 00'S	I2 b EV	BES COMB INOM 2% SO K	191332503
3\$/ <b>6</b> 6/36_00/00/00		1,00 1,000	19 ₺ E♥	BES COMB 1/4M 2% SS K	19122253
86/66/66 00/00/00	10 01	000.1 00.1	43 9 71	BES COME 1/4M RX SSO K	19122524
55/55/65 00/00/00	70 0	000.1 00.1	43 f 81	MES COME INAM 2% SS K	£225231
46/66/64 00/00/00		1.00 1.000	16 F EA	BES COME 1/4M 2% 3 K	191332305
46/46/66 00/00/00		000+1 00+1	30 b E#	KES CONF 1/44 5% 30 K	202222191
56/56/66 00/00/00		000+1 00+1	SI & EV	KES COHE 1/4M 2% 47 K	17922473
66/66/55 00/00/00		1.00 1.000	22 P EA	RES CORP 1/4M SX 470 K	\$2\$SEE191
65/66/66 00/00/00		000,1 00,1	53 k EV	BES COMP 1/4W 5% 5.1 K	16133512
55/55/56 00/00/00		000.1 00.1	54 b E∀	EEE COME 1/4M 2% 21 K	19122213
66/65/66 00/00/00		000,1 00,1	32 P EA	MES COND 1/4M EX 9'8 K	789522171
66/66/66 00/00/00		000.1 00.1	39 L EV	BES COMP 1/AM 5% 9.1 K	216522191
64/66/66 00/00/00		1,00 1,000	A3 4 72 A3 3 20	BES CARBON FILM DES VER	7C8521571
66766766 00700700 66766766 00700700		000.1.00.1	36 F EA	RES WETAL FILM HV 320 K	198022152 
66/66/66 00/00/00		000'1 00'1	30 F EA	WES EKEC WARREN SO'T K	4751£5891
66/66/66 00/00/00		2,00 1,000	21 b EV	KER NEKI CEKHEL 3 HER	180487502
66/66/66 00/00/00		8*00 7*000	25 b EV	MICOUE SMILCHING IN4448	S0011002
46/66/56 00/00/00		000,1 00,1	23 b EV	DIODE SEMEK 8.2V INS237	240225712
68/56/66 00/00/90		000,1 00,1	34 F EA	DIODE ZENER 47V 1N977B	240213977
66/66/66 00/00/00	-	7.00 1.000	32 b E∀	TRANSISTER NPN 2N5962	270170002
58/66/66 00/00/00		2.00 1.000	A3 9 45	TRANSISTOR PMP 2NSOB7	100071275
66/66/65 00/00/00		1.00 1.000	3∑ b E∀	SOCKET CRI TURE PC MT6	252307002
65/66/66 00/00/00	10 0	000.1 00.1	38 L EV	FUSE SUB-MINI 1/2 AMP	433220003
88768788 00700700	0 01	000*1 00*1	39 F EA	CONNECTOR HOUSING 8	+22ISS008
55/66/65 0 <b>0/00</b> /00	0 01	000.1.00.1	40 P EA	CLAMP WITH STRAIN RELIEF	422820005
46/55/65 00/00/60	0 01	3,00 1,000	41 P EA	TIEMEAP	264150003
56/66/65 <b>00</b> /00/00	3 61	000.1 00.1	43 R EV	BC BD BEEVERAL 2400-7	719400703
56/an/56 00/00/00	10 0	1.00 1.000	44 B EA	MIKE 17FE 006 BLACK 10CH	010090082
56/66/66 00/00/00		000.1 00.1	42 B EV	MIKE IARE OOF BROWN TOCH	011190084
\$6/65/56 99/09/ <b>00</b>		000.1 00.1	49 B EV	MIRE TYPE 006 RED 10CH	780062210
at/66/56 00/00/00		000'I 00'I	43 8 24	MIKE INTE OOK TELLOW 10CH	014490082
56 56/66 00/00/00		000:1:00:1	48 B E4	MIKE 17PE 006 GREEN 10CH	01999082
56/65/60 00/00/00		000.1 00.1	∀3 8 6∀	MIKE IAKE OOG BENE TOCH	019990084
- 1787 v 676a r 00706700 r	0 · · · · · · · · · · · · · · · · · · ·	~ 000°15 00°15 ····	··· 원국····원 () 일·····		

PAGE NO: REGUESTER! BRUND_K DATABASE: 999

PF:60 6861-XVH-91 FG.RE.291.2 Lecros SA MANUFACTURING MANAGEMENT DATABASE 999

## INDENTED BILL OF KATERIALS

₩2 OF 16/05/89 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER MEYPREHETER TASS CODE:

9-00464 :139

ESC: COMETETED BOARD F9400-8

NOW: EV BC: E REA:

66/66/65 66/66/65 66/66/66 66/66/66	00/00/00 00/00/00 00/00/00 00/00/00 00/00/	0 0 0 0	10 10 10 10 10	000.1 000.1 000.1 000.1 000.1 000.1	3°00 4°00 5°00 5°00 5°00	63 63 84	4 4 4	9 5 6 7	CAP CERA DISC 100V 100PF RES COMP 1/8W 5% 36 OHMS RES COMP 1/8W 5% 36 OHMS	18400803 24317015 715522430 71552550 0330103 05415101
31A0		DA3J SWIT	SEG	YIELD FACTR	PEREKBE A	Wn.		ITEN RV NUKBR	DESCRIFTION	234267890123456789012345

## MFG.RE.291.2 Lector SA MANUFACTURING MANAGEMENT DATABASE 999

# INDENIED BIFF OF WATERIALS

CABLE RS 232

COMER FLA1E FOR 5400-A

REAR FAMEL GRID 9400-9

COMPLETED BOARD RP9400-9

MIKE BUS TIN-COPP ANG 22

TAPPING SCREW W/U-THREAD

NAL DEEK-END ACORN N3

NOT OPEN-END ACORN M2.5

MYZHEK SHYKEBKOOL K3

SCREW FLAT HD PHIL M3X8

SCHEM CAF INI HEX WIXIY

SCEER CAT HE WHIT WOXIO

SCREW FLAT HD PHIL M2.5X8

EIFLEE FOR PAPSI FAN 4014

WEIRIC SCREW LOCK HOW KIT

TERMINAL WIRE END SPADE

MIRE TYPE 008 BLACK 30CM

MIKE INTE 008 BLACK 29CH

MIKE INDE 008 BUNCK SPOR

MIKE IALE OOB BEFOCK SZCH

COMM BULKHEAD MTG 4-POS

TIME EIFLEK 112-550A

BATTERY MICAD 1,25V

SCHEM CAT HD BHIF HIXY

FAM AXIAL 115V-220V

BATTERY HOLDER

SPACER HEX M3X20MM

NUT ACORN N3

FLAT WASHER M3.2

SERIAL NUMBER PLATE

KEMR PAWEL 9400-9

280159849

176001602

709400923

£1600460Z

6-0046d)

251101165

100005455

222320150

222430300

225430500

225452300

221420400

221520100

220430208

9100100SS

220420110

220430109

809927099

9666040ES

220405166

212404030

422610005

402748003

405001204

312640001

SZIOSSZIE

780080030

**42008008Z** 

920080082

280080082

\$\$:40 686I-XVH-9I

106000407

			•	* *			-		11242 1141 14 221 22114 2011	
56/66/66 68/S	0770	0	Q	1,000	1,00	ĔΫ	Ħ	77	MIRE TYPE 008 BLACK 24CM	<b>5</b> 280080024
56/66/66 68.°S	0770	0	0	1,000	5100	E∀	8	53	MIKE TYPE 008 BLACK 11CM	T1008008Z
36/66/66 68/9	05/0	0	()	1,000	00,1	¥∃	¥	22	MIKE TYPE 008 BLACK 10CM	010080082
56/66/66 68/9	0/70	C	0	1,000	1,00	ΕŖ	B	7.1	PC BD PREASSYY 9400-9A	719400913
36/66/66 68/9	05/0	Ö	1)	1,000	12'00	₩∃	4	02	TIEWRAF	284150003
56/66/66 68/9	0770	0	0	1*600	1,00	₽¥	đ	16	BLOC FOR CRIMP MALE PIN 6	422510009
56/66/66 68/9	0570	ŋ.	0	000'I	00.1	Е₩	ਰੰ	18	BLOCK FOR MALE FIN 3	<b>₹2211100</b> 2
66/66/66 68/9	0770	<b>Q</b>	0	1,600	0014	¥∃	4	41	HDR SOLD TAIL-FEMALE 15	424450012
56/66/66 68/9	05\0	0	Đ	000°T	5100	₽¥	j	91	HDE SOLD TAIL/MALEPINS 12	424110015
56/66/66 68/9	05/02	0	Ō	1,000	2,00	₽Э	d	SI	FUSEHOLDER HORIZ PC MTG	<b>424215001</b>
56/66/66 68/9	05/02	0	Ð	000'I	5.00	ĘΫ	đ	71	LIGE STO-ETO SZON SAMP	<b>4</b> 22195500
56/66/66 00/0	0/00	0	01	1*000	00'8	ĦΞ	Ŋ	11	ORIF BRACKET	709400931
36/86/86 00/0	0/00	Q.	10	1,000	00.8	¥3	4	۷	SCEEM CAT HB BHIT W3X8	220430108
55/66/66 00/0	0/00	0	01	1,000	8*00	₽∃	d	9	SCR FLAT HD PHIL M2.5X12	220452215
66/66/66 00/0	0/00	Q	10	000'1	8,00	ÀЗ	4	2	SCREW FLATHE PHIL M2.5X10	220452210
56/66/66 00/0	0/00	0	01	000'1	1.00	ΕŖ	ਰ	7	FUSE SLO-BLO 250V 3,15AMP	<b>422175</b> 212
36/66/66 88/1	0/10	Ü	10	000'T	2,00	₽∃	તું	ζ	F 5 115V AC 3.3A 15V	212980028
56/66/66 88/1	0/10	0	10	000'I	2,00	¥∃	4	Ţ	P S 115V AC 10A 5V	21298002
										1534291880153429188015342
3141	<b>3</b> T40	LIME	SEG	RACTR	REMBER	A MU	98	HUKBE	DESCEILLION BA	COMPONENT PART
CIIV INACTIVE	FFFE(	1437	01	TELD	Y PER	81 B		IJEW		
		0FF5E1	BOUTE							
									NOW: EV SC: B BEA:	DERC: COMEFELED BOMBD E9400-9/115V PART: F9400-9/115V
										SUBASSEMBLIES
										CCASS CODE; 2
									₩2 OF 16/05/89	
						939	HIIK	ILEN	SORTED BY ASSEMBLY PART MUMBER	
								====		

00011 0110

000'I 00'I

000'1 00'1

1,00 1,000

1.00 1.000

0'20 1'000

2:00 1:000

5100 T1000

000:1 00:1

000,1 00.₽

10,00 1,000

18,00 1,000

4.00 1.000

00011 0015

1.00 1.000

3'00 I'000

5'00 1'000

1,00 1,000

000:1 00:T

1,00 1,000

000.1 00.1

000'T 00'F

2,00 1,000

1,00 1,000

5'00 I'000

1,00 1,000

1'00 1'000

000'T 00'T

2*00 I*000

22 B EV

24 B EV

23 B EV

I B FB

RI E EV

46 F ME

₩8 L F₩

47 P EA

₩3 £ 96

42 F EA

44 P EA

43 P EA

45 E EV

41 P EA

40 b E∀

33 b F∀

38 b EV

23 b E#

39 b EV

22 b EV

34 b E∀

33 b EV

32 € E∀

21 b EV

30 B EV

59 € EA

**58 B EV** 

SX B EV

39 B EV

32 B EV

0

Ò

0

0

0

0

0

0

Ğ

Ō

0

0

()

0

0

Ô

0

ñ

Õ

56/66/56 58/90/70 0

A6788768 68790770 0

86/88/86 33/90/30 0

66/66/66 00/00:00 0

66/66/66 68/S0/30 0

46/46/64 68/90/20 0

66/66/66 58/96/70 0

0.05/02/86 68/50/70 0

6.03/66/66 68/90/00 0

36/66/63 38/90/20 0

6 05/02/86 66/66/66

6.05/62/86.66/66/66

6 05/02/88 88/88/88

56/66/66 68/90/70 0

66/66/66 68/20/70 0

6.05/62/83 66/66/66

0.05/02/36.66/66/66

66/66/66 68/90/20 0

0 05/02/86 66/65/66

56/66/66 68/90/30 0

56/65/66 68/90/70 0

6.05/66/66 69/50/70 0

65/65/65 68/90/70 0

6 05/62/86 58/80/70 0

66/66/66 68/90/70 0

0.05\02\88.86\86\86\86

56/66/66 68/50/70 0

56/66/88 68/90/30 0

66/66/66 68/90/70 0

56/66/66 68/90/70 0

ľ

FAGE NO:

666 : BYAYAYIYI

REQUESTER; BRUNDLA

0 05/02/88 88/88/88

0 05/02/86 66/66/66

0 05/02/88 88/88/88

0 05/02/86 66/66/66

0 05/02/86 66/66/66

000'1 00'S

000.1 00.1

1,00 1,000

1,00 1,000

1.00 1.000

0

0

ROUTE OFFSET

DHIMBASE: 999

82 b EV

84 B EV

83 B EV

85 B EV

81 B EA

GAREARDIAS Lector SA MANUFACTURING MANAGEMENT DATAMASE 999

CAP POLY FILM ,022 UF

MIKE LAKE OIT BELNE IICH

MIRE TYPE OIL RED LICK

MIKE IALE OIT BROWN IICH

MIKE TYPE 011 YELLOW 11CH

## INDENTED BILL OF MATERIALS

SORTED BY ASSEMBLY FART NUMBER, ITEM NUMBER

98 OF 16/05/89

SC: CGMUNELED BOMEN E0400-0/1120 NOW: EV WEL: E0400-0/1120 SEVERENTIES

4786223

1199110

TIPPLIC

)115511

HILLIE

13000 SSA

PM140 9891-YAM-

EC: COMBLEIED BOMBE 69400-9/1120 NOW: EA SC: R REN:

	007 007 00	00/ 30/ 60	V		V	000 6	VV 1	VJ	g.	10	Hilili upon tro garage and the street
	66/66/66	05/02/88	0	1	0	1,000	00.4	ĄЭ	Ą	80	9080004 MIKE IALE 008 BUPCK 4CK
	46/66/66	05\02\8	()		0	000.1	00.1	₽∃	Æ	64	1049917 WIRE TYPE OOG WHITE 17CH
	66/66/66	05/02/88	0	1	0	1,000	00.1	₽¥	Æ	87	0099917 WIRE TYPE 006 BLUE 17CM
	66/66/66	05\02\88	0		0	000.1	00.1	¥∃	£	<b>LL</b>	)092217 MIRE TYPE 006 GREEN 17CH
1	66/66/66	05\02\88	0		0	1 1000	00.1	ΉĐ	H	94	0064417 WIRE TYPE 006 YELLOW 17CM
a land	66/66/66	05/02/86	0		0	1,000	00.1	83	K	SZ	0095513 MIKE 1ABE 000 KED 13CH
	66/66/66	05\02\88	0		0	1,000	5,00	βB	H	ÞΖ	DOGOOT? WIRE TYPE OOG BLACK 17CM
	66/66/66	05/02/88	Ö	1	0	1,000	00.1	ΕŲ	Ą	73	0039922 MIKE 1ALE 003 BEINE 22CH
	66/66/66	05/02/88	0	ŧ	0	1,000	00*1	E∀	Ħ	72	0024432 MIKE IALE 003 AEFFOM 22CW
	66/66/66	05/02/88	0		0	1.000	1,00	ŔΞ	¥.	17	0025522 MINE LAGE 002 NED 22CM
	66/66/66	05/02/88	0	(	0	000 1	1.00	E∀	g	04	0031132 NIVE IALE 003 BBONN 32CH
	66/66/66	05/02/88	0	(	0	00011	00°T	₩J	E	69	8400042
	66/66/66	05/02/88	0	(	)	000,1	1+00	¥Ξ	g	89	0400040 FINE SANC LEVANSEDER
	66/66/66	05\02\88	0		0	1,000	0210	ΝE	4	<b>49</b>	2802202
	66/66/66	05/02/88	0	(	)	1,000	1.00	ĦΞ	đ	<b>S</b> 9	2920002 CLAMP WITH STRAIN RELIEF
	66/66/66	05/02/88	0	1	0	000.t	1,00	ĦΞ	d	₩9	2151015 CONNECTOR HOUSING 15
	66/66/66	05/02/88	0	(	)	1.000	1.00	₹∃	ď	£9	2111015 PROCK LOW LEW BINS 15
	66/66/66	68/90/70	0		0	1,000	0019	₩3	Ł	79	AH 2, X 8,2 3TH 29 BAT TAB PC WTG 2,8 X ,5 HH
	66/66/66	05\02\88	0	(	)	1,000	2*00	ΕŖ	ć	19	1322123 BES COMB 1/4M 2X 12 K
	66/66/66	05\02\88	0	;	0	00011	5°00	¥3		09	1332155 FER COMB 1/4M 2X 1'5 K
	66/66/66	05\02\88	0	(	)	1,000	1.00	43	Ą	6G	OINTROP CHARE CHARE
	66/66/66		-		0	1,000	00.1	ĤΊ	Ħ	28	0121136 CARLE
	99/99/99	05\02\88	0	(	)	1,000	00.1	ĦΞ	Ħ	25	OI41140 CHEE GPIR
		***********	~		<del></del>		**********			*****	
	3TA0			LIME	886	<b>ATDA</b> 4	<b>ASSEMBLY</b>	WN	ЭS	ABHUN V	VA NEWLY PART TRACESTED AND TRACESTED BY
	INACTIVE	<b>EFFECTIV</b>		1EAD	10	<b>XIEFD</b>	ary Per	19		DIEN	

#### INDENTED BILL OF MATERIALS **:60 6861-XVN-91

DESC: COMPLETED BOARD F9400-9/220V

PART: F9400-9/220V SARASSEMBLIES CLASS CODE:

48 OE 19\02\86 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

0.0467.66m	652000.02A.	Λ	Δ	66663 \$)	nast	на	. มี 9	)r	CABLE RS-232	95821087
26/66/66			0	000.1		¥3			COVER FLATE FOR 9400-A	19600\$602
66788786			ý.	1.000	1100	43	g (	,ç	SERIAL NUMBER PLATE	709400923
	58/50/70		0	000*1		43			KEAR FAMEL GRID 9400-9	709400913
	00/00/00		()	0001		9 <u>-</u>			KEAR PAWEL 9400-9	106004607
	68/90/70		0	000'1		¥3	9		COMPLETER ROARD RF9400-9	KE-8400-8
	68/90/20		Ô	000.1		HE	d (		MIKE BUS TIN-COFF ANG 22	261101055
	05\02\8a		0	000*1		43	d :		TAPPING SCREW W/U-THREAD	224200001
	68/90/70		0	1,000			d a		SEACER HEX N3X20NN	223530150
	68/90/70		Ó	000.1		A3	4		NOT OPEN-END ACORN M3	225420300
	68/90/70		0	1.000			კ ქ §		NUT ACORN K3	225430500
-,	68/20/70			000+1			d l		NUT OFEN-END ACORN M2.5	225452300
	68/90/00		0	1,000			d i		MYZHEK ZHAKEEKOOL KZ	221430400
			0			EV EV	ر ا ان		FLAT WASHER M3.2	221530100
	05\02\88		0	1,000					SCEEM ELAT 3	220430208
	68/90/30		0	000.1		E₩	্র	-		220430419 220430419
	05\02\88		Õ	000.1		₩3	J 1		SCREW CYL INT HEX MAXIA	220430110
	05/02/88		0	00011		EA	d (		SCEEM CAT HD WHIT MOXIO	
	68/90/70		0	1,000		EŔ	d :		SCREW CYL HD PHIL M3X6	220430109
-	68/90/20		Ů.	000*1		E₩	4		SCREW FLAT HD FHIL M2.5X8	220452208
	63/90/20		0	000,1			13		FILTER FOR PAPST FAN 4014	23040336
	68/90/20		0	1,000			4		FAM AXIAL 1150-220V	220405166
	05\02\88		0	00011		E₩	વ		BATTERY HOLDER	212404030
<b>6</b> 6766765	68/90/80	Ü	()	00011	0011	EA	d	EE	WEIRIC SCREW LOCK HOW KIT	423310005
66/66/66	68/02/88	Ö	0	1,000	00.4	₩∃	d	ZE	LERMINAL WIRE END SPADE	402748003
\$ <del>6</del> 766765	68/90/20	0	Ŋ	000+1	2,00	E∀	d	IΣ	CONN BULKHEAD MTG 4-POS	405001304
66/6 <b>6</b> /66	68/90/70	Ų	0	00011	1.00	₽Ð	Ŋ	30	FINE EIFLEK 112-550A	212840001
66/66/66	05/02/88	0	0	1*000	5100	¥3	d	58	BATTERY MICAD 1.25V	215260152
56/56/65	68/90/20	1)	0	1.000	1.00	Ε¥	Ä	87	MIRE TYPE 008 BLACK 30CM	020080030
66/66/66	68/90/70	0	Ō	1:000	1100	₩3	ď	27	MIKE INFE OOB BLACK 29CM	6Z008008Z
	68/50/70		0	000'I		E∀	Ħ	97	MIRE TYPE 008 BLACK 26CM	920080084
	05/02/88		0	1,000		₽∃	8	SZ	MIKE IXLE 008 BLACK 25CM	780080025
66/66/66	63/90/70	Ů.	0	1.000	1.00	E∀	Ą	5₹	MIRE TYPE 008 BLACK 24CM	∴780080024
	05/02/86		0	000*1	5100	₩3	Ŋ.	53	MIRE TYFE 008 BLACK 11CH	110080082
66/66/66	68/90/70	0	0	000*1	1.00	Ε¥	Æ	35	MIKE TYFE 008 BLACK 10CM	780080010
66/66/66	68/90/20	Û	0	000'1	1.00	E∀	Ħ	57	bC BD bKEV32.X 3400-3∀	719400913
56/56/66	58/90/70	0	- 0	00011	00'51	Ε¥	d	07	TIEWRAF	284150003
66/66/66	68/90/70	0	0	1*000	1.00	₩3	4	61	Broc Low Crimb Wale Pin 6	422510009
66766766	68/90/70	0	0	1.000	1*00	#3	ત્ર	8I	BLOCK FOR MALE FIN 3	<b>₽22111003</b>
	05/02/88		0	1,000		EA			HDE SOLD TAIL-FEMALE 15	424450012
	05/02/86		0	0001		₩3			HDE SOLD TAIL/MALEPINS 12	424110015
	05\02\8		Ů	000 T		EA			FUSEHOLDER HORIZ PC MTG	424215001
	68/02/02		0	1,000			d		LOSE STO-BTO SZON SAMP	422175500
	00/00/00		01	00011		A3			GRIF BRACKET	709400931
	00/00/00		01	1,000			4		SCHEM CAT HID BHIL MIXE	220430108
						A3			SCR FLAT HD PHIL K2.5X12	220452215
	00/00/00		0I 0I	1,000			d d		SCEEM ELATHD PHIL M2.5X10	220452210
	00/00/00			1,000			q		FUSE SLO-FLO 250V 1,6AMP	422162160
			10							212980024
	88/10/10		70	1,000			į. L		F S 220V AC 3.3A 15V	212780023 212980023
	88/10/10		10	000,1	AA. 6	E∇	d 		P S 220V AC 10A 5V	15242678891234567889012345
	71 (2)			s viai:						
	DATE TATE		EO LIWE D FEVD	XIEFD 10		51 QTY FI	JS	ITEN U MUMBR	DESCRIPTION A	COMPONENT PART

10M 30A9 IMIMBASE: 999 REQUESTER: BRUNGLK

KOUTE OFFSET

MFG.RE.291.2 Lector SA MANUFACTURING MANAGEMENT DATABASE 999

NOW: EA SC: R REV:

ITEK ST OTY PER

EFFECTIV INACTIVE

YIELD TO LEAD

ROUTE OFFSET

## INDENTED BILL OF MATERIALS

48/S0/9T 40 SW SOWIED BY ASSEMBLY PART NUMBER, ITEM NUMBER 

C Lant M	**	 7 110	* /\ WI !	11000	00103		aman handa	1000
						50ሰ	E8400-6\S	1194
							EHRLIES	REVER

THEE CODE:

REV:	8C1 B	A3 : KOU	£8400-8\SS00	COMPLETED FOARD	10830
				4077 // BALLS	4 4 444 4

	66/66/66	05\02\88	0	0		1,000	00'S	₩Э	d	82	CAP POLY FILM ,022 UF	52588742.
	66/66/66	05/02/88	0	0		1,000	1.00	ΑЭ	¥	84	WIRE TYPE OIL BLUE LICH	11991108/
	66/66/66	05\02\88	0	0		1,000	1.00	Ą∃	A	28	WIRE TYPE OII YELLOW 11CM	160114411
	66/66/66	05/02/88	0	0		1,000	1.00	ÞΞ	Ä	85	WIRE TYPE O11 RED 11CM	180112211
	66/66/66	05\02\8	0	0		000.1	1,00	ΗΞ		18	WIRE TYPE OIL BROWN 11CM	11111108
	66/66/66	05/02/88	0	0		1,000	4'00	₽B	Ħ	80	MIKE IYPE 009 BLACK 4CK	+0006008،
	66/66/66	05\02\88	0	0		1,000	1,00	¥Э	Ŧ	62	MIKE TYPE 006 WHITE 17CM	۷۱۵۶۹۵۹۵ کا ۱۵۵۶۹۵۹۵
	66/66/66	05\02\8	0	0		1,000	1,00	₽	Ħ	84	MIRE TYPE OOG BLUE 17CH	Z1999008i
	66/66/66	05\02\88	0	0		000,1	1.00	ΕŅ	Ä	<b>LL</b>	WIRE TYPE OOG GREEN 17CM	Z <b>ISS9008</b> 2
)	66/66/66	05\02\8	0	0		1,000	1.00	₽Э	A	92	MIRE TYPE 006 YELLOW 17CM	ZI\$\$9008¿
فخفف	66/66/66	05\02\88	0	0		1,000	00.1	₩Э	Ħ	SZ	WIRE TYPE OOG RED 17CM	۷80062217
	66/66/66	05\02\88	0	0		1,000	2,00	A3	A	74	WIRE TYPE 006 BLACK 17CM	۷۱٬009008،
	66/66/66	05\02\8	0	0		1,000	00.1	Ε¥	£	ደረ	MIKE IXEE 003 BLUE 35CM	\$2992097
	66/66/66	05\02\8	0	0		1*000	00.1	₽₽	A	72	MIKE 17FE 003 YELLOW 35CM	380034432
	66/66/66	05\02\88	0	0		1,000	1.00	ŔЗ	a	17	MIKE 11PE 003 RED 35CM	\8003Z\22
	66/66/66	05\02\8	0	0		1.000	1,00	ŔΞ	A	04	MIKE ILLE 003 REOMM 32CM	180021122
	66/66/66	05\02\8	0	0		1,000	1.00	Ε¥	I	69	FC BD FREASS'Y 9400-9B	179400943
	66/66/66	05/02/88	0	0		1,000	1.00	ΕV	H	89	LINE SYNC TRANSFORMER	046004604
	66/66/66	05\02\8	0	0		1,000	0+30	HE		<b>ረ</b> ዋ	SLEEVING PLASTIC SAM ID	262805502
	66/66/66	05\02\8	0	0		1.000	1.00	A3	đ	<u></u> ያየ	CLAMP WITH STRAIN RELIEF	122620005
	66/66/66	05/02/88	0	0		00011	1,00	¥Ξ	đ	<b>₽</b> 9	CONNECTOR HOUSING 12	122151615
	66/66/66	05/02/88	0	0		000,t	1,00	₹∃	ď	29	BFOCK EOK EEN BINS 15	122111015
	66/66/66	05\02\88	0	0		1,000	00.4	₩Э	d	<b>79</b>	TAB FC MTG 2.8 X ,5 MM	10244002
	66/66/66	05\02\8	0	0		1,000	5*00	Ε¥	4	19	KES CONF IVAM SX IS K	ESISEE191
	66/66/66	05\02\88	0	. 0		00011	2,00	₩3	ਰੀ	09	RES COMP 1/4W 5% 1.2 K	221222191
	66/66/66	05\02\88	0	0		1.000	1,00	A3	Ħ	65	LINE CABLE	9991/108/
	66/66/66	05\02\8	0	0	:	1,000	1.00	₩3		28	SMILCH CABLE	92113108 ₄
	66/66/66	05\02\88	0	Ü		1,000	00.1	ΑЭ	Ħ	<b>2</b> S	CABLE GFIR	180141140
			~-					~			*	8427188691524276869552521
	3TA(I	DATE		LINE	SEG	ATOAR	<b>WZZEMB</b> EJ	HN	ЭS	ABRUN V	DESCEIPTION R	TAAA TAANOANO.
	TATEMENT TATE	A T I 7 7 7 1 1 4 A		20 1 mm		ATTEMPTS TO 2	11 mg 4 2 1 1 mg					

1,00 1,000

1.00 1.000

1,00 1,000

1,00 1,000

4,00 I.000

1,00 1,000

000,1 00,1

1,00 1,000

3'00 1'000

1,00 1,000

1.00 1,000

1.00 1.000

000.1 00.1

000'I 00'I

1,00 1,000

00011 0012

000'1 00'1

1,00 I.000

1,00 1,000

1,00 1,000

1,00 1,000

48 E EA

47 P EA

49 P EA

#2 b E∀

44 b EV

43 F EA

45 E EV

41 F EA

40 b EV

26 t EV

37 P EA

36 P EA

32 b €∀

34 E EV

33 F EA

23 b FV

31 b EV

30 F EA

59 F EA

28 P EA

38 P EA -

01

01

01

01

ōΤ

01

OI

01

01

01

01

ÔΙ

01

01

OT

01

ÐΙ

01

OI

01

OT

6/66/64 00/00/00 0

0.00V00V00 AAVAAXA

.6/66/65 00/00/60 0

-5/85/36 00/00/00 O

58748788 00/00/00 0

16765766 00700700 0

35/65/66 00/00/00 0

56766766 00700700 00

58766736 00700700 0

18788/88 00/00/00 0

AAZAAZAA 00/00/00 0

16/86/68 00/00/00 0

56/66/36 00/00/00 0

AAZ68/AK 00/00/00 0

68/66/66 00/00/00 0

56/66/66 00/00/00 0

66/66/66 00/00/00 0

55/65/55 00/00/00 0

66/66/66 00/00/00 0

66766766 00700700 0

56/56/66 90/00/00 0

#### MFG.RE.291.2 Lecroy SA MANUFACTURING MANAGEMENT DATABASE 999

77-HVX-1686 06:42 INDENTED BILL OF MATERIALS

EE.	8 10	IS Y3	:xon	E6407-5	ROYKI	COMPLETED	DESC:

COV 001 90	441 AA1 AA	4	¥ )	255 3	VV )	7	-2	90	(47 FW 17 F	110 322421	13 ( Z		
66/66/66	00/00/00	Ü	10	00001	00,1	ĦЭ	d	<b>L</b> Z	retsen	LEE BAY	IC BAR BAI		200031086
66/66/66	00/00/00	0	01	1.000	2,00	₽∃	ij	92			IC S-IN ₩		200031086
5 <b>6/66/66</b>	00/00/00	()	01	1,000	1.00	₽∃	d	57	4r233m	ZNS WO SO	IC 5-IN M		200031073
55/66/66	00/00/00	Ů	01	1,000	1.00	AЗ	đ	52			IC FOS NAN		200021099
66/66/66	00/00/00	Ö	10	1,000	1,00	₽∃	ą	53			IC S-IM M		200021021
56/66/65	00/00/00	0	Of	1.000	1,00	₩Э	đ	55	N∀∠S	JANS 40.	IC FLIP-FL		200031049
66/66/66	00/00/00	0	ŌΙ	1,000	00'I	EA			H005762	•	IC S-IN N		200031028
56/66/65	00/00/00	0	10	1,000	00'I	₽¥					RES NETWOR		160845262
96/66/66	00/00/00	0	61	1,000	1,00	₽₽					RESISTOR 1		190642102
66 <b>/66/66</b>	00/00/00	0	Ol	1,000	00.1	ΕŖ					RESISTOR A		190042103
66/66/ <b>66</b>	00/00/00	0	10	1,000	1.00	#3					KES COMP :		191332215
∴6/66/65	00/00/00	0	10	1,000	1.00	A3	તું	91	SHHO OT	s as my/	RES COMP 1		112322171
56/66/66	00/00/00	0	01	1,000	1.00	₩3	ď	SI	SMHO OZ	<b>ታ ጀፍ ሸ</b> ቃ/1	KES COME		141335471
35/66/66	00/00/00	0	01	000'1	00'1	₽∃	4	ÞΙ	SWHO OC	2 75 AP/	BER COND T		161335301
56/66/66	00/00/00	0	10	1,000	2*00	ŔΞ	đ	13	X 9	I ZS Ab/	BES CONG 1		191322191
66/66/66	00/00/00	ij.	01	1,000	1.00	₽¥	đ	12	) K	1 %S AV/	BES COMB 1		201322191
66/66/66	00/00/00	0	01	000:1	00*9	ŔΞ	d	11	K	1 %S Mb/	KER COKE 1		191322105
55/66/66	00/00/00	0	10	00011	00'I	₩Э	d	10	10 NE	TOX WOT	CAP MINI A		146424106
66/66/66	00/00/00	0	01	000 T	1.00	ΕŖ	þ	ó	T2 NE	IP CASE	CAP TANT I		142214126
66/66/66	00/00/00	Ü	01	000.1	00.1	#3	ৰ্গ	8			K AREO MAD		103625471
66/66/66	00/00/00	0	10	00011	1*00	₩3	4	7	330 bE	1000 TOON	CAP CERA N		103209331
56/66/66	00/00/00	0	01	000'I	1.00	ŔЗ	1	9			CAP CERA M		103427104
66/66/66	00/00/00	0	01	00011	23.00	¥∃	급	ς			M AR30 9A0		103307103
66/66/66	00/00/00	()	OI	000'1	1.00	₩3	4	þ			OAP CERA D		105415290
66/66/66	00/00/00	0	10	000 1	1 *00	Ā∃	4	٤	23bE	12C TOON	CAP CERA D		105415220
66/66/66	00/00/00	0	01	0001	1,00	E₩	d	7	18 PF	ACCI ICON	OAP CERA D	)	102412180
66/66/66	00/00/00	0	01	0001I	5100	₽₽	đ	Ţ	100bE	18C 100A	CAP CERA D	1	102412101
	~~~~~											288015342	1534267890123456
DATE	DMTE	INE	3EG 1	FACTE 8	SEKELY	SA NU	ЭS	MAKER	ለዝ	N	DESCRILLIO		COMPONENT PART
IMACTIVE	EFFECTIV	EAD.	1 01	L UTBIL	Y PER	10 15		ILEK					
)EE SEI	annos	ł.									
									1A	CI B BE	10X1 EV 2	ROVED E8401-2	DESC: CONGRELED
													PART: F9401-2
												_	SARVESEMBLIES
												ζ.	CFY22 CODE:
									2 OL 19\02\83		.+==112mm		
						BEE	₩ΩĦ		LY PART NUMBER,		CUSTED		``````````````````````````````````````
								SEEE		======			

BINEL HOFFOM SYSXAHW

HUR SOLD TAIL/FEM PIN 96

HDE DIE SOLD TO MALE 96

HDE SOLD TAIL TO MALE 26

HUS SOLD TAIL TO MALE 16

20CKEL IC 21 DIP-16

IKANSISTOR PNP 24571

TRANSISTOR NPW 2N5962

DIGDE HOT CARRIER HP2835

DIODE SENER 3.45V 1N703A

IC OCTL BUS XCEIR 75161A

IC OCIVE BUS XCVR 75160A

IC ENS INTERF CONTR 7210

IC WULTIVIERATOR ANZESOZ

IC ONVE 5-IN NOW SNIVERES

IC BOR XCEINEK BNJ4F8542M

IC- OCIVE BOLE SMINTERSYN

IC ELIP-FLOP SN74LS109N

IC MOFILINIES SMINTERISON IC

IC HEX INNERTER SNYALS14N

IC DECVARFIIBE SASAEST36M

FOLARIZING KEY

282223394

960029454

940019656

424511059

910112050

403950002

910122004

200071272

2000/10/2

222010822

240225703

307470161

207470160

207197210

200441002

200330033

200071245

200017000

200041139

200041099

200041044

200031095

REQUESTER: BRUNG_K DATABASE: 999

46/66/66 00/00/00 0 01

JT #U

VIELD TO LEAD EFFECTIV INACTIVE

ROUTE OFFSET

TEA

EMGE NO:

1.00 1.000

BY NUMBE SC UM ASSEMBLY FACTE SEQ TIME

20 B EV

ILEM SI OIY PER

SM140 6861-144-5 FORES-29112 Lector SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS

EC BD EKE∀22.1 3401-5

68/S0/91 40 SH SORTED BY ASSEMBLY PART HUMBER, ITEM HUMBER

JEL1 E6401-5

SELTAMESEAR! THER CODE: 5

9401203

THRONENT PART

GC: COMBLETED ROARD F9401-2 UOM; EA SC: R REV;

DESCRIPTION

PAGE NO:

BY NUMBR SC UN ASSEMBLY FACTR SED TIME DATE DATE

ILEM 21 OIX BEE XIEFD 10 FEWD EFFECTIVE INACTIVE

KOMIE DEFSEI

HEGAREASTAR Lector SA MANUFACTURING MANAGEMENT DATABASE 999

19-WVA-1889 09:45 INDENLED BILL OF MATERIALS

DESCRIPTION

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER ************

| C BAT BECKNETIER HP2875 | A5 P EA 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10 0 00.000.000 99/99/99 | 1.00 1.000 10 0 00.000.00 99/99/99 | 1.00 1.000 10

IC FLIF-FLOF SH74LS257AN

| IC PICH PROVIDED | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100

ENBYZZEKBLIES

TS342P\880TS342P\880TS342--------

DESC: COMPLETED ROARD F9401-2/1 UOM: EA SC: R REV:

PART: F9401-2/1

COMPONENT PART

200041139

200031101

780845295

102952471

200041070 200041099 200041044

CTM22 CODE: 5 W2 OF 16/05/89

PAGE NO: KEGNESTER: BRUNGLK DATARASE: 999

ROUTE OFFSET

#F6.RE.291.2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

98 OE 19\02\86

CTM22 CODE:

St:60 6861-AWH-91

SARASSEMBLIES

54RT1 F9401-271

MON: EN SC: E BEA:

DESC: COMBLETED BOOKD F9401-2/1

66/66/66	00/00/00	0	01	000'1	1.00	₩J	'n	20		SOCKEL IC ST DIP-16	
	~									ست بيد هد من هد من سه دي وي الله وي الله وي الله وي	1594292860153427
3TA:I	DATE	TIME	DES	ATDAR	V 22EMBELY	ΚN	ЭS	HUMBR	٧A	DESCRIBLION	1949
INACTIVE	EFFECTIV	1437	10	MIEFD	OIX PER	15		ILEW			

66/66/66	00/00/00	0		01	000'1	00,1	¥3	B	2 S	FC BD PREASS'Y 9401-2	£0710\$61.
66/66/66	00/00/00	0		10	00011	00.4	¥Ξ	4	99	KINEL HOFFOM SYZXAWW	182525224
66/ 66 /66	00/00/00	0		10	000.1	00.1	E₩	đ	22	HDE SOLD TAIL/FEM FIN 96	24750089
66/66/66	00/00/00	0		10	00011	1,00	∀3	4	۲S	HOR DIF SOLD TO MALE 96	960019451
66/66/66	00/00/00	0		01	1.000	1.00	₽B	d	23	HIM SOLD TAIL TO MALE 26	124511059
66/66/66	00/00/00	0		01	1,000	00 * I	₽∃	4	25	HOR SOLD TAIL TO MALE 16	124511019
66/66/66	00/00/00	0		01	0001	00'5	₩3	d	21	FOLARIZING KEY	103620005
66/66/66	00/00/00	0		01	000'1	00.1	₩3	ŗį	20	SOCKEL IC ST DIP-16	91012001
***************************************	~~~~~~										24271068723456712345
DATE	DATE		TIME	039	ATDAR	PREMERA	H KN	08	RV NUMBE	DESCRIBLION	TARY THENT

REQUESTER: BRUNGLI PATABASE: 999

:0N 30A1

Lector SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS 91:40 6861-144-91

W2 OF 16/05/89 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

DESC: VCCESSORIES LOW 6400V PART: ACCESSORIES-9400A SOURCES

7

CTW22 CODE:

MFG, RE, 291,2

NOW: EA SC! R REV:

16/66/66	\$2704\86)	0	00011	01.0	₽₽	a si	Ţ	OPERATOR'S MANUAL 9400A	D-400A-W
56/66/66	52/04/88)	0	1,000	0110	₩З	I t E	Ţ	AOONY JAUNAN 21901A3340	0H9400A-F
56/66/66	68/00/8Z ()	0	00011	08.0	ΕŖ	12 B	[OPERATOR'S MANUAL 9400A	OH9400A-E
66/66/66	00/00/00)	0	000'1	0011	Ε¥	d 21	Ţ	MANUAL/ACCESSORY CTN 9400	267940015
56/66/66	00/00/00 ()	0	000*1	5,00	ΑЭ	d []		PLASTIC BAG FOR 9400	\$100\$6Z6S
56/66/66	00/00/00)	0	1,000	5,00	ÄЭ	4 01	Ţ	SHIFFING INSERT 9400	297940012
56/66/66	00/00/00)	0	000+I	1,00	ΨŦ	9 9		SHIPPING CARTON 9400	1100\$626S
56/66/66	00/00/00)	0	000.1	2,00	₩3	તું 8.		PROBE DC-250MHZ/ATTW 10:1	01064
56766766	00/00/00)	0	1,000	0810	A3	d /		FUSE SLO-BLO 250V 1.6AMP	422175170
o6/66/66	00/00/00	0	0	000'I	1,20	¥3	9 8		FUSE SLO-RLO 250V 3.15AMP	433162315
56/66/66	00/00/00)	0	000'I	01.0	ΕĦ	d S		PLUG FOR AC LINE -ENGLAND	800690704
56/66/66	00/00/00)	0	000.1	0'02	₽∃	d V		AC CORIVISEV-ASE" PLUG	286503100
56/66/66	00/00/00	ט	0	1,000	31'0	ΕĦ	₹ ₹		AC CORD/PLUG FOR GERMANY	286505500
56/66/66	00/00/00	0	0	000'1	0110	ķβ	5 to		AC CORIVPLUG FOR FRANCE	286505100
36766766	00/00/00)	0	000.1	0910	ΕŲ	4 I		AC CORD/US-CANADA PLUG	286503518
								: :		1534267890123456789012345
DATE.		IIKE		ATOAR					DESCEIFIION	COMPONENT PART
INACTIVE	EFFECTIV	LEAD	01	YIELD	REA YTO	15	}	ILEM		
		OFFSET	ROUTE							

```
NOTE:
                                                                        ς
                                                                           NOTE:
                                                                           NOTE:
                                                                           NOTE:
                                                                           NOLE:
                                                                           NOLE:
τ
       br: E6401-5
                            E0401-2 830401200 (1)
                                                     869 401 200 COMPLETED BOARD
Ţ
       E0400-0 820400000(T)83040000T(T)bF:E0400-0
                                                     869 400 900 COMPLETED BOARD
Ţ
       FF: F9400-8
                             E3400-8 833400800(T)
                                                     869 400 800 COMPLETED BOARD
τ
       PL:F9400-7
                             E9400-7 839400700(1)
                                                     869 400 700 COMPLETED BOARD
ī
T
       br:E0400-2
                             E6400-2 826400200(T)
                                                     869 400 500 COMPLETED BOARD
       PL: F9400-4
                              E3400-4 833400400(T)
                                                     869 400 400 COMPLETED BOARD
7
      PL:F9400-3A
                              E3400-3F 839400310(1)
                                                     869 400 310 COMPLETED BOARD
T
       PL:F9400-2
                            E0400-2 830400200(I)
                                                     869 400 200 COMPLETED BOARD
T
       br: E6400-I
                              E3400-I 833400T0I(I)
                                                     869 400 100 COMPLETED BOARD
Τ
         DF:W0400
                                           0016W
                                                         879 400 **0 LOOSE PARTS
      323 120 *10 PROBE DC-250MHZ/ATTW 10:1 LECROY LOGO/1.2 M/1.4NS RISE/EUROPE
7
YTQ
                                                  DESCRIBLION
                                                                     ON TRAS ERI
MCW DATE 25-NOV-87
                                                                             WCN
REV DATE 25-Nov-87
                                                                     ECON 5032
PRINTED 12-Apr-88
                                 DIGITAL OSCILLOS.
                                                                  WODEL NO 9400
```

SI

ÞΙ

13

15

TT

0 T

6

8

L

NOTE:

NOTE:

NOLE:

NOTE:

NOTE:

NOTE:

NOTE:

NOTE:

NOTE:

DESCRIBLION

PL:F9401-2 E3401-2 833401200 (1) 869 401 200 COMPLETED BOARD E0400-0 820400000(T)83040000T(T)bF:E0400-0 Ţ 869 400 900 COMPLETED BOARD τ PL: F9400-8 E9400-8 839400800(I) 869 400 800 COMPLETED BOARD Ţ FF: E6400-7 E9400-7 839400700(1) 869 400 700 COMPLETED BOARD Ţ br: E6400Y-2 E0400A-5 859400500(1) 869 400 SIO COMPLETED BOARD PL:F9400-4 E3400-4 833400400(T) 869 400 400 COMPLETED BOARD 7 PL: F9400-3A £9400-3A 839400310(1) 869 400 310 COMPLETED BOARD PL: F9400-2 Ţ E6400-2 836400200(1) 869 400 200 COMPLETED BOARD Τ PL:F9400-1 E9400-1 839400101(I) 869 400 100 COMPLETED BOARD Τ PL:M9400 0016W 859 400 **0 LOOSE PARTS 323 120 *10 PROBE DC-250MHZ/ATTW 10:1 LECROY LOGO/1.2 M/1.4WS RISE/EUROPE YTQ

MCW DATE 10-Mar-88

REV DATE 10-Mar-88

PRINTED 12-Apr-88

: ALON : ALON ς : ALON ε NOTE: : ATON

LRS PART NO

NOIE:

NOTE: ΙŢ NOTE: OT. NOTE: 6 8 NOTE: L NOTE:

S T NOLE: ÐΤ NOTE: EΤ NOTE: T 5 NOTE:

Т	E-0076S:14	(T)E0E000#6TL	PERED BOARD 29400-3	OS 00E 007 6E8
Ť	MIKE 2031003Te(0)			
Ť		LEE DMC 0400-	PIZINK	
ź		ZINC PLATED S	REW SHEET METAL M3.5	
Þ	LEEL	ZINC PLATED S		222 430 100 MD
Z	TEEL/EXTERNAL STAR	SINC PLATED S		
7	TEEL/OD 7MM	ZINC PLATED S	19 * * *	221 430 100 FL
7	TEEL	-	BEW CYL HD PHIL MAX12	
7	LEEP		BEW CYL HD PHIL M3X6	
Ţ	MG 6400-H5	RG316/U PER D	BLE CO-AX 30CM SMB-SMC	
τ	PL:HSH202		SAMPLE & HOLD HSH202	
Ţ		· · · · · · · · · · · · · · · · · · ·	A/D/A CONVERT HADAC G	
Ţ	C\100 WSES 1059	DIP-24 CERAMI	MONOLOTHIC ADC TDC1029	DI OC* TAC TAC
YTQ			DESCRIPTION	ON TAAG SAJ
	VALE .	FAN HIST. DA	0101	ON TSIH NAT
78-pu4				MCM TOTO
88-1qA		DAAOB	-3 COWELETED	WODEL NO F9400

BEE DMC 8400-3-FT

NOTE: NOTE: NOTE: ##ZTT0 8499##ZT NOTE: NOTE: NOTE: NOTE: NOTE: NOTE: NOTE: NOTE: NOTE:

ST

	DATE	.TZIH MA3	1010	FAN HIST, NO
MCN DATE 12-Aug-87				WCN T
REV DATE 19-Dec-86				ECON 1010
PRINTED 12-Apr-88		DAAOA	SOLDERED	WODER NO 20400-3

τ		108 231 381 KES BKEC KN22D 120 OHWS	
Ţ		168 531 357 RES PREC RN55D 422 OHMS	
Ţ		Tes 231 346 RES PREC RN55D 348 OHMS	
Ţ		108 231 372 BES BEEC BN22D 100 OHWS	
Ţ		Tes 23T 302 BES BBEC BN22D TST OHWS	
τ		TEB 231 S8T BES BBEC BN22D 68'T OHWS	
Ī		TET 332 OTT BEE COME TYOM 28 OTO OHWE	
ir		101 332 870 RES COMP 1/4W 5% 82 OHMS	
٤		TOT 332 120 BES COMP 1/4W S& 75 OHMS	
ī		101 332 050 BES COMP 1/4W 5% 62 OHMS	
. [•	101 332 200 BES COWE 1/4M 28 20 OHWS	
. L		TET 332 413 BES COWD I \ 4M 28 41 K	
į. R		101 332 411 BES COMP I/4W S% 470 OHMS	
Ď ┲		TET 332 333 BES COMP 1 4M 58 33 K	
Ţ		101 332 331 BES COMP 1/4M 5% 330 OHMS	
£			
7			
7		161 335 272 RES COMP 1/4W 5% 2.7 K	
7		TOT 332 5.10 MES COMP I / 4W 5% 57 OHMS	
Ī		TOT 332 555 KES COWD T/4M 28 555 CTC	
i.		TET 332 SST BES COMP 1/4W S% SSO OHWS	
7 7		TET 332 550 MES COMP 1/4M S\$ 55 OHWS	
2	•	TET 332 707 MES COMP 1/4M 28 7 K	
Ţ	•	161 335 201 RES COMP 1/4W 5% 200 OHMS	
Ţ		TET 332 TET HEE COMP I/4W 5% 150 OHMS	
ξ		Tet 332 103 RES COMP 1/4W 5% 10 K	
2 2		Tet 332 tot hes comp 1/4m 2%	
		TET 332 TOI BEZ COWE T/4M 28 TOO OHWS	
Ţ	T\8M 28	161 225 911 RES CARBON FILM 910 OHMS	
Ζ Ζ Ζ ξ		TET SSE 850 BES COWE I/8M E# 85 OHWS	
7		TET SSE 880 BES COMP 1/8W 5% 68 OHMS	
Ţ		TET 555 471 RES COMP 1/8W 5% 470 OHMS	
7		TET SS2 430 BES COWE I/8W S\$ 43 OHWS	-
ε		Tet 552 330 BES COWD 1/8M 28 33 OHWS	
7		Tet 552 300 BES COWE 1/8M 28 30 OHWS	
ε		TOT 552 550 RES COMP 1/8W 5% 22 OHMS	
2 2 7		TET 552 TEO BES COMP 1/8W S\$ TE OHMS	Ĺ
t		TO T STE TO 3 BES COWE 1/8M 28 TO K	į.
Ţ		TET 552 101 BES COMP 1/8W 5% 100 OHMS	
T	ALK MARK/.040 HI .125 DIA		
Ť	RED MARK/.040 HI .125 DIA	158 849 **9 CAP VARIABLE .5 - 2.5 PF	[
ż	35V/RADIAL LEADS/.10 CTRS/.248X.295		
ξ	25V/RADIAL LEADS .100 CTRS/ .25X472		
75		146 424 106 CAP MINI ALUM 20% 10 UF	-
ī	TOS SIMPLE	103 206 331 CAP CERA MONO 100V 330 PF	[
ii	70. GENERAL PURPUSE	103 427 104 CAP CERA MONO 100V .1 UF	Ē
68	200 PEN BOKE/PREDE COT TO I/2"	103 307 103 CAP CERA MONO 50V .01 UF	Ĺ
Ţ	"GTN OTA \$7	102 412 181 CAP CERA DISC 100V 180 PF	Ĺ
þ.	#Oliff Oli 9C		_
Z LÖ		TES PART NO DESCRIPTION	I
Aut	•	tantantanta ou masa na	-


```
Τ
                                                     NAN AOTZIZNAAT 1** OTI OTZ
                                     Z6-O1 0772NZ
                                                    732 *TO **2 DIODE BECLIEIER
                                           INTOOR
                                           TN4448
                                                    SMILCHING
                                                               S30 JJO **P DIODE
                                    rwast DIE-14
                                                      308 330 334 IC OAPD OF AMP
                                    208 124 **3 IC AOLT REG NEG LM320T-12 TO-220
                              708 173 ** IC AOTT REG -5V UA7905UC TO -220 PKG 208 123 ** IC +12 VOLT REG LM340T-12 TO-220 PKG
              V78- OT V2.1- TU9TUO\052-OT
                                             208 122 337 IC ADJ -VOLT REG LM337T
                 UA7805 5V OUTPUT TO-220 PACKAGE
                                                     SOR JSS **S IC AOFT REG POS
Ι
                         207 444 116 IC TRIPL LINE RCVR 10H116 DIP-16/MECL 10KH
                                           205 280 116 IC 2048X8 RAM HM6116LP-2
                                    DIE 54
S
                          WCT0531P DIP-16/DUAL PKG
                   204 *42 141 IC SHIET REGISTER MC10141 DIP-16/4-BIT/UNIVERSAL
        IDIOI
                        504 *45 *II IC FINE RECEIVER MC10116P TRIPLE PKG/DIP-16
SS
                      WCJ0JS2B WECT-LO-WLLT\DIB-J0
                                                      204 *42 **8 IC OUAD TRANSL
                           204 *22 **2 IC HEX D W-S E-E WCIOINEL DIP-16 CERAMIC
                 200 371 374 IC D-TYP FLOP 74F374PC DIP-20/OCTAL PKG/3-STATE
Ţ
                         300 344 104 IC OADD 2-IN NAND 10H104 DIP 16/MECL 10KH
                         300 344 TOT IC ONVD OR NOW TOHTOTH DIB-TE WECT TOKH
                200 340 378 IC PARALLEL D REG 74F378 DIP-16/ECL/TRIPLE PKG
       90THOT
       74F378
Z
       TOHITS
                          200 340 II3 IC EXCI-OR GATE MC10HII3 DIP-16/QUAD PKG
OT
        SN74LS240 MOLDED DIP-20 TRI-STATE OUTPUTS
                                                      S00 *17 **T IC 8 X BOLLER
Ţ
                                   500 *41 *62 IC DEC/DEWNFLE SNJ4F8138N DIE-16
                  *27 IC OUAD SEL/MP SN74LS157N 2-LINE-TO-1-LINE/DIP-16
                                                                         TD* 002
                  *10 IC S-IN NAND BUF 74LS38PC QUAD PKG/OP COLL/DIP-14
                          200 *31 *86 IC 2-IN AND GAT SN74LS08N QUAD PKG/DIP-14
                        *27 IC 3-IN BOS NOW SNJ4FSSJN TRIPLE PKG/DIP-14
                                                                         TE* 007
                                   *46 IC HEX INVERTER SN74LS04N DIP-14
                                                                         TE* 007
Τ
                                   200 *31 *28 IC 2-IN NAND GT SN74LS00N DIP-14
Τ
                                    190 842 820 RESISTOR NETWORK 82 OHMS SIP-8
Ţ
                                    471 RESISTOR NETWORK 470 OHMS SIP-8
                                                                         ZÞ8 06T
Τ
                                    160 e42 820 RESISTOR NETWORK 82 OHMS SIP-6
                                    130 642 471 RESISTOR NETWORK 470 OHMS SIP-6
Ţ
                                   190 *42 820 RESISTOR NETWORK 82 OHMS SIP-10
                                   180 *45 411 RESISTOR NETWORK 470 OHMS SIP-10
                                   190 *42 221 RESISTOR NETWORK 220 OHMS SIP-10
                                 181 437 501 RES VARI CERMET 500 OHMS 1/2W 10%
                                 $0T MZ/T SWHO 0S
                                                    181 437 500 RES VARI CERMET
Ţ
                                 $0T MZ/T SWHO 00Z
                                                   181 437 201 RES VARI CERMET
                                 10 K 1\SM 108
                                                    181 437 103 RES VARI CERMET
                                 I K I\SM IO$
                                                    181 437 102 RES VARI CERMET
                                 101 RES VARI CERMET 100 OHMS 1/2W 10%
                                          700 K
                                                     282 KES BKEC BN22D
                                                                         TES 89T
                                          46.4 K
                                                     108 231 223 KES BKEC BN22D
                                                      436 KES BKEC KN22D
                                          3.01 K
                                                                         TES
                                          Z IZ K
                                                      TES 231 425 RES PREC RNSSD
OTY
                                                  DESCRIBLION
                                                                     LKS PART NO
                         FAN HIST, DATE
                                                       OTOT
                                                                    TAM HIST, NO
MCN DATE 12-Aug-87
                                                                     WCN J
REV DATE 19-Dec-86
                                                                      ECON TOTO
PRINTED 12-Apr-88
                                     SOLDERED BOARD
                                                                WODET NO 20400-3
```

		SEE DMG 0400-3-FJ	NOTE: 15 NOTE: 15 NOTE: 15 NOTE: 15 NOTE: 15 NOTE: 5 NOTE: 6 NOTE: 6 NOTE: 6 NOTE: 6 NOTE: 7 NOTE: 6 NOTE: 7 N
3 TOR WANUAL INSERTION 80 CHT/NO EARS 11 CHT/BREAKAWAY STOCK 11 11 11 11 11 11 11 11 11 11 11 11 11	TO-92 SIP SM REEL/KAPTON, 100 CTRS/STRAI .100 CTRS/STRAI .100 CTRS/SINGI .100 CTRS/SINGI	NET HOLLOW 2,5X9MM ADDR SOLD TO MALE 12 BY DIP SOLD TO MALE 12 BY DIP SOLD TO MALE 16 BY DIP SOLD	724 3J0 *T5 HEY 724 3T6 *T6 HDI 724 3T0 **5 HDI 702 J60 **2 CH 300 **0 **1 DEI 300 *T0 **1 DEI 530 TJ0 *T6 DEI 532 TJ0 **5 LEI
PRINTED 12-Apr-88 RCN DATE 19-Dec-86 E	DAAON	тото гогоенер н	ECON TOTO WODEL NO S9400-


CHAPTER 7


COMPLETE SCHEMATICS FOR THE 9400 AND 9400A


The schematics are are presented in the numerical order of the boards.





.ik :




















LeCroy 9400-1-51 Sheet 16 of 18 ECO: 1015

LeCroy 9400-1-51 Sheet 17 of 18 ECO: 1016

P_PERRIN 19.12.85 MODEL 9400-1


P_PERRIN 19.12.85 MODEL 9400-1


B_M JF-C


O\$\$-02-87 DWG NO. 94.00-1-51 SWG. 14.18 OF 18.00-10.15 SWG. 14.18 OF 18.00


	72 70	;		-				•
	12 16	i		·······				
	16	· ****			B24	HM 611 CLP-2	205 280 116	N
	16				173 124 125 126 127 128 129 130	KAM 41 64-15	205 240 264	N
					15,J5 200 200 200 200 200 200 200 200 200	74 IS 684	-	N
	0				13, 3	5	540	2
	ο α		7.2		B18,B19,C19	hrj	440	N
	00		۲		K12		μ 14 14	N
	00		5		K11	rrj ¹	340	N I
	00		H.		117	퍼(도	340	Ņ 1
	1,16			œ	A13	<u>ب</u>	200 340 117	1 (
	7		<u>г</u>		4 4 A CH	74 174		<u>, , , , , , , , , , , , , , , , , , , </u>
	7		14		T777		3 6	<u></u>
	TO		20		277 X77) (27	<u>ه</u> د
	LO I		20		トル・こよ	5 6		۷, د
	10		20 !		10,14,00	667) N
	5		200		10 TO TO	LS 245	27.	Ņ
	3 5		٠ <u>٠</u>		H6, H7, J6, J7, J25, J25, J25, J25, J25, J25, J25, J25	LS 244	071	Ŋ
: ::	3 t		2 6		H5,H8	LS 374	071	2
	5 6) K		B20,C20	g	071	2
	5 0		ر د د		H12,I19	74 LS 139 N	041	2
	0 00		75	•	C21,F21,L18,L19,L20	LS 257	200 041 070	2
	σ		16		IIO,JIO	IS 158	041	N.
	00		16		H20	IS 148	041	2
	00		<u> </u>		118	IS 138	041	<u> </u>
	00		16		Н9	TS 165	041	<u>v</u> 1
	œ		- L6		F18,J19,K15	IS 123	041	2 1
	œ		16		G18,I14	1S 191	041	2 !
	œ		16		#18	IS 221	2 5	2 1
	œ		16		Cla	IS 174	24	<u></u>
	တ		91		F20	74 IS 112 N	200 031 320	Ž V
	00		<u> </u>		C H	i t	2 5	٠ ١
	7		<u> </u>		TIO	74 TS 86 N	2 6	2 V
					טכע פוע פוע דען און	1 6	120	2 12
	7 -				G1/,G20,H15,J15,K16	5		2
	7 -		- L		F19,H13,T12,K14	Ę	150	2
	J. \		- L		1217	E	031	2
	1 /		<u> </u>		F3,F14,G19,H11,L10,L13,L17			2
	J \		<u>, , , , , , , , , , , , , , , , , , , </u>		115		031	200
	J ~		- 1		E6,E12,F4,F12	S	031	200
	1 ~	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-		J13,J14	LS 02	031 051	200
	١ ٧		1,4		H10,H16,L14,L15,L16	IS 74	031 049	200
-v	7		<u> </u>			74 LS 20 N	031 048	200
	7		14		**************************************	3 G	031 046	7 6
	7		7		113,810,618	21.0	23	200
} -	7	<u>+</u>	4		E3,E4,E5,E13,E14	3	2	}
	7				17,18	MC 14 88 L	012 002	200
	7		. 1.4		K7,K8	14 89	012 001	20
	- 1					7.	Lecroy parts	15
-12	GND	囙	+ 5	5	Designation	7		


														٠							
	220 010 101 208 011 004	210 440 200	227 762 661	227 391 068	225 070 407	208 740 321	208 124 003	208 570 317	208 130 347	208 130 324	208 123 002	208 122 337	208 110 353	208 041 001	208 033 001	208 031 010	208 011 008	207 340 399	207 280 800	206 042 508	LeCroy parts
	HAB 101	HVV 200	2661	68 000 L 8	MUL 407	74 LS 321	LM 320T-12	LM 317	LF 347	IM 324	IM 340 T-12	LM 337 N	IF 353 N	DAC-08 BO	CA 30 46	IM 339 N	IM 311 N	74 IS 399 N	DAC 800	06 508 C J	IC
	ω	A 4, C 4	U 4, L 6	N 29	B 13	メ 17	Ħ	G 10	G 4, G 5	G 6	E 10	更 10	о. Ц	w H	[I]	g 17 5 17	C 17	7 11	J 21	üi ω	Designation
		27 3 4													•						‡
		181															···········				-3
 		19 19			H		••••									12					-5
	00	35 28	26		N	16									8-11	w w)	76	IJ		÷5
	.42.	36							4.	4.						1	······································		***************************************		+12
	_ 3, 8	5,14,21 23,30,39	4,16	16,53	1,16	00								ji	12		! -	, 00	21	14	GND
									····				œ	<u> </u>	(J)		α	>	. 22		÷15
		(n											4.	. (u	!		45		14	ω	-15
	. ين	9,15	; 1						H	:	i					****		-	-		-12
















THE

....

......





LM 3201-12 IN F]1 OUT N F10 DUT 1 100µF ± 47µF RES 0,25% RES 1/8W

INCOMPRISE THE BOLE PROPERTY OF LOCKY RESEARCH SYSTEMS.

FUNDAME PROPERTY OF SECURITY CONTROL AND IS PARESSED WITH THE LAWSS

FUNDAME PROPERTY OF SECURITY DESCRIPTION OF PROPERTY OF LAWSS

FUNDAME PROPERTY OF LOCKY OF LOCKY RESEARCH SYSTEMS


FUNDAME PROPERTY OF LOCKY OF LOCKY RESEARCH SYSTEMS


FUNDAME PROPERTY OF LOCKY OF LOC


سلا

205	205	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	200	22	13 10 0	1
280	240	570	U .	440	μ. 4.4	340	340	₩ 640	ω 40	330		071			071	071	071	24	2 4					041			150	2 22	031	ន្ទា	226		031	031	031	3 2	22	031	031		22	2.09
116	264					979			074			л t. Д (,							070	-				019			320				2 C				051				028		100	1
景	RAM				74							1 'L							74					74				1,7,4			74				74				74		ð	t
H 611	4		ν,				88.T. A	H 01	म 74	ਸ (80		รี โ							7 E					7 6			ω 6 6				3 E 3 E 3 E 5 E				5 E				00 ST		14 89	
요.P-2	RAM 41 64-15	& : 4.	မ္တန္		ייט		œ	10 H 117		•	σ ι,	37.4 17.0 12.0	N 667			374			257 AN					101 N		N CT	320 N	393 N	197 N	125 N	98 V	32 N	132 N		N #						i C	
E24	K23, K24, K25, K26, K27, K28, K29, K30	15,35	E E	מא	2	X	117	AL3	H_4	Ë	K21, K22	707.7	18,19,J9	B21, E28, E29, F23, F26, J25, J28, L3	16,17,36,37,323,327,122	8H, ZH	B20,C20	H12,119	10, 170 010, 011	1 HZ0	BII	#	F18,J19,K15		<u>C</u>	F20	7 P	H6,H7,K18,K19,K20	J20	G17,G20,H15,J15,K16	E10 H1	F3,F14,G19,H11,L10,L13,L17	I15	E6,E12,F4,F12	J13.J14		<u> </u>	F5,F13	113,K10,L12	7. E	K7, K8	
24,12	24, K2		1	0.010						i	is:	ž	č.	ΣE, Ε2	,J6,J		8	•		5		-	[6] [전	~				, 813		i i		679,1		7. F4.	4	7		_	e Ei	៧ ភ ៧		
5,126	5,K26		(Ð										9, F23	7,323			Ì	1.18.1.19.1.20				U					K.19, K		5,715		ÈL,		r U	S LLL	* -! -! -!			2 5	ฐ		
į	707													,F26	, 127			į	001									20	•	, 건 6		TOT			E	4 1 7				-		
, E	, 28, 28,													,325,	122																	13,1										
129,														J28,	ļ																	17	-									
1.30	S													E	t)																											
								<u></u>																-													· · · · · · · · · · · · · · · · · · ·					
 		20	<u> </u>	5	5	<u></u>	75		1	<u> </u>	20	8 8	3 8	3 6	20	20	20	16	16	<u>, </u>	16	<u>16</u>	55	3, 12	16	5	55		4	፲ :	7 7	4.	7.	7	<u> </u>	- 1-	7 7	Ļ,	14		7	Ī
 															-				-																					<u>, , , , , , , , , , , , , , , , , , , </u>		1
 Ŋ	16	10	ω :	ထ	∞	œ	œ	1,16	7	7	5	- B	3 6	5 6	10	Ь	10	00 (ο c	» α	000	co	80	00 0	00	œ	∞ •	1 -1	7	7	7、	1 7	7	7	7	7 '	1 7	7	7	7	7	
 		-																	-2																							T

Designation 43																						
Designation +3 -3 -5 +5 472 GND +15-15 H 3 J 21 9 N	oTo	440	762	168	070	740	124	570	130	130	123	122	110	041	033	031				042		Lecroy parts
+3 -3 -5 +5 472 GND +15 -15 13 1 14 13 3 12 14 8 4 1	HAB 101	HWV 200	2661		MUL 407	74 LS 321	LM 320T-12	IM 317	LF 347	IM 324	IM 340 T-12	IM 337 N	IF 353 N	DAC-08 EQ	CA 30 46	IM 339 II	N 31 N	74 LS 399 N	DAC 800			ಗ
-3 -5 +5 +72 GND +15 -15 13 1 14 13 3 14 18 4 15 18 4 16 8 8 17 18 4 18 19 35 36 23,30,39 18 19 35 36 23,30,39 18 19 35 36 23,30,39 18 19 35 36 23,30,39 18 19 35 36 23,30,39 18 19 35 36 23,30,39		<u>4.</u> ۲	4.					10	ភ					5	} —							Designation
-5 +5 +12 GND +15-15 13 12 14 13 3 14 13 21 22 14 8-11 12 5 8-11 1 13 1 14 13 3 14 1 13 3 15 1 12 5 16 8 4 17 1 13 3 18 4 19 26 4,16 10 28 29 5,14,21 10 28 29 5,14,21 10 3,8 23,30,39 10 3,8 29 5,14,21 10 3,		34	, 1																			古
5 +5 +72 GND +15-15 13 21 22 14 14 13 3 15 8 4 3 12 1 8 4 3 12 1 13 3 8-11 12 5 8-11 13 3 14 13 3 16 8 4 17 1 13 3 18 4 19 26 1,16 1 10 28 29 5,14,21 19 35 36 23,30,39 10 28 29 5,14,21 10 28 29 5,14,21 10 3,8 3 10 3,30,39		181	.i		.,								*			.,						-3
412 GND +15-15 14 13 3 21 22 14 8 1 12 5 11 13 3 1 13 3 1 13 3 1 13 3 4,16 29 5,14,21 36 23,30,39 4 3,8		7.5		,	ㅁ								<u></u>		·	7						15
#12 GND #15-15 14 13 3 21 22 14 8 1 12 5 11 13 3 1 13 3 1 13 3 1 13 3 1 14,16 14,16 29 5,14,21 36 23,30,39 4 3,8			, 26 26	· · · · · · · · · · · · · · · · · · ·	 ы	16					··············				8-11	ωu	.	16	13			+ 5
8 22 13 15 8 2 14 3 15 4 4 4 3 15									4.	- 4						k	;			_		\$12
113 3 15 8 22 14 3 15 8 4 14 3 15 8 14 15 15 15 15 15 15 15 15 15 15 15 15 15		23,30,3	* 4,16	16,53	1,16		:			_				ļ	ょ		! -	- α	22	14		GND
													α	, t.	U		o	9			5	÷15
9,15													. 45,				4	-	<u> </u>	٠ ـ	,	
																						111










MODEL 9400-2
CHECKED
D.AEBISCH DISPLAY CARD DISPLAY
D.AEBISCH DISPLAY
25.06-85 SCHEMA
PRAWING 9400-2-51


			٠									
							· ·······					
Ľ∞	3,6,8					ე 2	XL,	353 N	FW FF	353	110	208 208
12,13	œ						N	3 5 2		N	45	0
Ι3 <	 				ជន	ω .	GT,	1 1	DAC .	T00	041	208
i Q	j .a					. 4. €	N) 	DAC	بسار	η Ø.	\circ
		U	?2, G6,	E4 ,	H U	H3,	Щ2,	ts O	4	9	45-	0
,	12	24	•	. *		[H	El,	1	71	-	CO -	0
	L &	206			-		B A	TS TE	AM 25	015	570	200
	000	ου Έ					A1	109	th.	0	مخالبا	0
	\ 1 \	<u>, , , , , , , , , , , , , , , , , , , </u>				-	E 4	~ c		~ C	A C	\circ
		20					ب ر 4 د	S 53	Α	oω	J ~1) O
	10	20		H	ი წ.	H	H 되 3	S 374	74	0	~1	0
	ω (는 50 c					င္ဟ (155	74	UT (A	0
	0 00	7 5					() () (4, n)	ດ້າ	z *z	4. R	حب ح	00
	00	16					DI	S 123	74	. 4	4	0
	7	<u></u>					A 5	80	74	∞	w	0
	~J ·	14					 	5 132	74	Q)	₩	0
	7、	 				S E	ω L	0 >	74	tr at	w	00
	1 7	<u> </u>		==			υ	s 10	174	4.	ىرا د	0
	7	<u> </u>					# 4	S 00	74	N	w	0
+15-	07	ប៉ា			esignation	sign	De	C:		arts:	roy parts	O P







LeCroy 9400-3-51 74F374 74F374 Ξ Sheet (A) ō ECO:1010 74F374 H2 G 2 ₩ **2** <u>۔</u> 0.18 - BK6 b19 - BWR b18 - BAS 106 14 112 10 9 8 8 25 625 624 624 **€** S. A. 6 + __}-≠ Sheet 6 of 15 [i] G [5] ; [ä] 15 X Z = 9 7 6 5 4 3 2 4 6 8 11 5 12 17 2 4 6 8 9 16 18 3 5 W 7 12 V GS 71 LS240 Ç ij ĭ 9 14 18 2 5 14 7 17 65 1 2 3 4 5 6 7 1504 S FEE 2 17 5 6 13 8 | See | 2 74 LS 240 74 LS 240 74 LS 240 7, 74 LS 240 74 Z ECO: 1010 LS 240 LS 240 LS 240 deloy 1 K 11 F10 13 L'SOST 302 66









PRAMING 9400-4

PHA BLATE

JENTTET TIME BASE

ALTE

4-2-85

SCHEMATIC

PRAMING 9400-4-S1

OF 7 DATE

DATE

DATE


DATE


AUBRET 9 LOO
DATE

DATE LeCroy RESEARCH SYSTEMS

HOTICE: THE DESIGN IS THE SOLE PROPERTY OF LaCray RE- SEARCH SYSTEMS. IT CONTAINS PROPRIETARY IMPORMATION AND IS FURNISHED WITH THE UNDERSTANDING THAT IT IS NOT TO BE USED, DISCLOSED OR REPRODUCED IN ARY MAN- HER WITHOUT THE APPROVAL OF LaCray RESEARCH SYSTEMS.
≸ ₫₩₽₩
PER SEL
USEL DE
W. C. B. 88
1 5 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
THE TAKE
4 8 5 0
DE T
4 20 4 20 4
E GOE
0 = 1 2 9
¥ \$ \$ \$
CE: THE DESIGN IS THE SOLE PROPERTY OF LOCKY RE- NCH SYSTEMS. IT CONTAINS PROPRIETARY INFORMATION IS FURNISHED WITH THE UNDERSTANDING THAT IT IS TO BE USED, DISCLOSED OR REPRODUCED IN AIT MAN- WITHOUT THE APPROVAL OF LOCKY RESEARCH SYSTEMS.
B T B E T


 <u> </u>	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,							 																				F
١	، ر	മ										210		16	16	P.	9 F	2, 0	2 6	7 L	- 4	16	4	<u> </u>	14-	4-	. 4	t
1414	, L , L , L			- }	, ₁	P	, <u>, , , , , , , , , , , , , , , , , , </u>	 7				H 6													-,		7	GNO
 <u>.`</u>		DO 00	œ	ω	œ	တတ	ာတ	 	*****																			j
 <u>ب</u>					·																							-12
 œ																												
H H H F	2,K2,K	1,66,67 2 63 64 6	8, K7	2,J		ス.5		ω,D	7 B	4,B4	5 (A	200 to 0	2 C 3	1,A2,B	8, 58, 58	1, F2, F	D2:	ガト	יו ר	ы О	C7, D7, E7	.	52,53,54	ם ני	d C	G	C4	Designation
LM301AN LM301AN SG4501J	OHLU	122	49TT0	1 TH0	10H1	WC10105P	910H	4LS39	4LS37	4LS37	4 LS 2 7	741.5245	1 1 3	4LS19	4LS16	4LS16	74LS157 -	***************************************	41515	4LS12	4LS12	45 112	4 E 7	4F.C2	4LS 08	4LS02	4LSO	ıc
 500 500 500 500 500 500 500 500 500 500	13	007	10	<u>⊢</u> • .	10	004	2 2	10	00	ມ ເ 7 1	0 !	э с Л))	0.4	0.2	07	027	ວ ເ ກ ເ))))	12	80	0.0	07) C	208) () ()	02	pari
08 011 08 011 08 011	י הישונ	0 C	04	4	ω 4	4 042 4 042	4 (03	07	07	0 0	00 071)	0.4	4.	0 4	0 041) (> 0	Ω C	ι w	03	0	w c	ე ს "ე ს	့ ဝ ၁ ယ	ω.	03	Le Croy





ADC2 TIME BASE PRAWYS CHEMATIC SHEET | ECO NUMBER: 9400-8-8 NOTICE: THE DESIGN IS THE SOLE PROPERTY OF LACKY REREARCH SYSTEMS. IT CONTAINS PROPRETARY MPORMATION
AND IS FURNISHED WITH THE UNDERSTANDOM THAT. IT IS
NOT TO BE USED, DISCLOSED OR REPRODUCED IN ARY MAINHER WITHOUT THE APPROVAL OF LACKY RESEARCH SYSTEMS. LeCroy RESEARCH SYSTEMS GNO CKR S GND SYNC SYNC 0 0 0 RATE

Strategy (S)



P_PERRIN 21.11.85 | GPIB B -MAURON 11.186 | SCHEMA | Dwg wo: 9401-2-51 | 422 | 14.07-86 | Dwg wo: 9401-2-51 | 422 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 | 423 3 or 3 800 MG. 1003 141

		4
C9,	14	7
A.	14	7
C10,	<u> </u>	7
Z Fig.	14	7
C7,	P 44	7
B4,F8,	<u> </u>	7
N B6	14	7
F7,	14	7
N B5,	16	œ
N D6,	16	∞
N G7,	16	8
N H1,	20	10
N G5,H2	20	10
H 9	14	7
Du	16	œ
C8,		œ
E7,	40	20
平6,	20	10
E6,	20	10
	Z Z Z Z Z Z Z	C9, A1, A1, C10, C10, B84,F8, N B6, F7, N G7, N G5,H2 1 1 2 N G5,H2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

